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Abstract
Power electronic devices have a wide range of applications from very low to
high power at constantly varying load conditions. Irrespective of the harsh
operating loads, including both internal and external, an improvement in a
performance such as efficiency, power density, reliability and cost for power
converter is a continuous research effort. Cost is a design limitation where
the tendency is always to increase the rated power for the same price or de-
crease the price for same rated power.
Satisfying the above mentioned facts, a healthy operation of power de-
vices is essential to meet the expected lifetime of converters. Real time moni-
toring of power modules is very important together with a smart control and
a driving technique in a converter. This ensures to operate the device within
a safe operating area and also to protect from a catastrophic failure. Further-
more, the inherent physical parameters that deviate by thermo-mechanical
stress need to be identified and also measured during operation. Major stres-
sors for high power multi-chip IGBT modules are identified as maximum
junction temperature, temperature cycle, over-voltage, over-current, humid-
ity, vibration etc. In addition, finding a root cause of failure is often difficult
after a catastrophic failure.
This thesis proposes an on-state parameter measurement technique which
is robust and easy to integrate into existing gate driver technology. The tech-
nique is suitable for the application in both normal converter operation and
in a mission-profile oriented advanced power cycling test. The measurement
technique is implemented in a full scale converter under field oriented test
conditions.
Initially, a real time measurement technique and it’s implementation in
a converter are introduced. A full scale converter is also used as an ad-
vanced power cycling test setup, where both power module characterization
and field emulated testing are proposed. As temperature is identified as a
major stressor, transforming on-state forward voltage drop to die tempera-
ture for each individual chip is presented at a nominal rated power level.
The wear out is monitored online and also the evolution of degradation in
interconnects are studied extensively in order to understand the failure pro-
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cess in high power modules under sinusoidal loading conditions. A number
of power modules are tested in active power or thermal cycling for different
number of cycles under similar loadings. Afterwards degradation evolutions
in each power module are assessed and correlated with the results obtained
from the online monitoring. Bond wire and solder fatigue are two major
expected low thermal cycle fatigues. A data evaluation theory is proposed
to separate two different fatigues in converter operation. A method which
automatically re-calibrates each individual device is presented removing the
effects from a difference in geometry of a power module. In order to map the
degradation distribution, four-point probing results and micro-investigations
are presented for aged power modules.
The presented online monitoring technique is implementable in real life
applications. The measurement technique is also useful for fast overload pro-
tection, replacement of software based models for short overload control, etc.
Dansk Resume
Effektelektroniske apparater har bred vifte af anvendelser fra meget lav til
høj effekt og deres belasting er ofte meget varierende. Belastning giver en
del stress af apparaters effektmoduler som håndterer effekten hvilket har
indflydelse på levetiden. Apparaternes ydelse måles på energieffektivitet, ef-
fekttæthed, levetid, pålidelighed og pris. Der sker en løbende udvikling for
at forbedre effektelektroniske apparater. Prisen for teknologien er betydende
og udviklingen går på at øge den nominelle effekt enten til samme pris eller
mindske prisen for samme mærkeeffekt, vel at mærke med en forventning
om høj pålidelighed.
Der arbejdes på at opfylde ovennævnte behov og belastningen af effekt-
modulerne er afgørende for at imødekomme den forventede levetid af kon-
vertere. Sammen med en smart kontrol og forbedret elektronik der styrer
effektmodulerne, har det vist sig muligt at lave en sandtids overvågning af
effektmoduler som på sigt kan sikre at driften opretholdes og katastrofale
fejl undgås. Igennem levetiden ældes effektmodulerne og det betyder at man
skal tænke sig godt om når man forsøger at udlede noget om drifttilstanden
af effektmodulerne. De mest betydende stressfaktorer for levetiden er iden-
tificeret som temperatur for halvledere, temperatur variation, overspænd-
ing, overstrøm, fugtighed og vibrationer. I tilfælde af katastrofale fejl opstår
ødelægges modulet ofte hvilket gør det svært at finde en dybereliggende år-
sag til fejlen.
I denne afhandling foreslås en måleteknik metode som er robust og let
at integrere i eksisterende elektronik der udgør gatedriveren. Teknikken er
velegnet til anvendelse i både normal apparat drift ude i felten og i et labora-
torie miljø hvor der realiseres en levetids test baseret på belasting der emulere
vi
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et driftpunkt. Måletekniken er implementeret i en fuldskala effektelektronisk
konverter som eftergøre driftpunkt fra en vindmølle.
Indledningsvis i afhandling introduceres måleteknikker, realisering samt
anvendelse i konverteren beskrives. En konverter som kan anvendes til eks.
vindmøller anvendes til en levetidstest og effektmoduler karakteriseres. I
forbindelse med levetid fokuseres på temperaturens indflydelse. Det er vigtigt
at kende temperaturen og derfor præsenteres en metode som estimerer tem-
peraturen i effektmodulet ud fra en måling af ledespænding og strøm. Un-
der levetidstesten måles ledespænding hvilket muliggør at udvikling af det
mekaniske slid internt i effektmodulet kan overvåges, ultimativt vil mekaniskslitage
gøre at strømvejen afbrydes og der opstår en katastrofal fejlsituation. Et antal
effektmoduler er testet til forskellige grader af ældning. Det gør det muligt at
undersøge omfang af slitage på de tråde som lederstrømmen og de lodninger
som forbinder halvledere med køling. Under ældning er det vigtigt løbende
at kalibrere rutinen som estimerer temperaturen, da de nævnte ældnings-
fænomener påvirker estimeringen og en automatisk kalibrerings metode fores-
lås. For at forstå ældnings mekanismer laves der en laboratorieanalyse baseret
på fire-punkts målinger og mikro-slib.
Den præsenterede sandtids overvågning teknik forventes anvendt i ap-
parater inden for forskellige anvendelser. Måleteknikken er også nyttig til
hurtig overbelastningsbeskyttelse herunder kan den forbedre overbelastnings
modeller der baseres på designdata til at være baseret på målt information.
vii
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Symbols
iL Load current
Ire f Reference current
L Inductor
Foutput Output Frequency
VDC DC Link Voltage
Vre f Reference Voltage
VDUT Voltage at Device Under Test
VCTRL Voltage at Control Bridge
φ Phase Displacement
Vge Gate-Emitter Voltage
Vge,th Gate-Emitter Threshold Voltage
υce Collector-Emitter Voltage
υce,on On-State Collector-Emitter Voltage
Pcond Conduction Power Loss
Pgate Gate Loss
Prec Recovery Power Loss
Psw Switching Power Loss
Ptot Total Electrical Power Loss
Rg,on On-State Gate Resistance
Rg,o f f Off-State Gate Resistance
Tavg,j Average Junction Temperature
Tre f Reference Temperature
Tcor Correction Temperature
Tcooloing Cooling Temperature
qc Heat Dissipation
qg Heat Generation
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Unit
A Ampere
Apeak Peak Current
Hz Hertz
K Kelvin
kV Kilo-Volt
kA Kilo-Ampere
mW Milli-Watt
MW Mega-Watt
mΩ Milli-Ohm
min Minute
MC Million Cycles
Ω Ohm
kΩ Kilo-Ohm
◦C Degree Centigrade
φ Phase Displacement
Rad Radian
sec Second
V Volt
W Watt
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Chapter 1
Introduction
1.1 Introduction
Usage of power electronic devices is growing rapidly from very low to high
power applications in various sectors: energy, auto-motives, defence, aerospace,
medical etc. A continuous research effort has been improving the perfor-
mances of semiconductor devices in terms of efficiency and power density
since the development of transistors in 1947 [1]. The development is driven
by the growing market for industrial applications, cost competitive market,
and availability of new devices [2]. Power electronics reliability has been
an important requirement in sensitive applications, such as aerospace and
medical, to fulfil stringent constraints required by safety [3]. Nowadays, this
is becoming of paramount important in industrial applications where the
devices face high load fluctuations and fail much earlier than the expected
lifetime, which is designed to meet up to 20-30 years lifetime [2]. Hence,
the current research trend is focusing on improving power electronics relia-
bility keeping it’s cost low. Furthermore, reliable and efficient performance
of power module or converter is the paramount important criteria to meet
the recent announcement from the members of EU for climate change and
energy sustainability. The target is to use 20% energy from renewable by
increasing 20% in energy efficiency and reducing CO2 emission by 20% by
2020 [4]. Reliability is defined as the ability of an item to perform a required
function under stated conditions for a certain period of time, which is of-
ten measured by probability of failure, by frequency of failure or in terms of
availability [5]. Reliability in power electronics can be improved by perform-
ing analytical analysis, design for reliability and verification and monitoring
at different life-cycle management of components and converters [5], [6]. Life-
cycle management is defined as the process of managing the entire life-cycle
of a product from inception, through engineering design and manufacture,
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to service and disposal of manufactured products [7]. Some important tests
are required during life-cycle management of converters and power devices,
see Table 1.1.
Table 1.1: TESTING DURING LIFECYLE MANAGEMENT of POWER DEVICES
Development phase Functional and verification testing
Production Fundamental and screening burn-in
testing
Operation and maintenance
Monitoring/ Performance testing
Smart control (derating/uprating)
Mission profile logging
Event logging (tripping, extreme
events, failures etc)
Predictive maintenance
End of life Post mortem analysis
Analytical power electronics component failure models are developed
based on stressors such as junction temperature and loading cycles [8], which
are combined with a system level reliability model to give lifetime prediction
of the overall system [9]. Such models are being improved over the year by
including more design parameters and environmental conditions [10], [11].
For this, several active and passive thermal cycling test methods are devel-
oped for specific failures modes such as thermo-mechanical induced failure
in interconnects [12]. In active thermal cycling, the thermal stress is induced
in the active part of the components by applying a constant DC pulse for a
given time followed by a cool down [2]. Accelerated test conditions are used
by increasing the electrical and thermal stresses to reduce the test period
thereby to collect large statistical data for lifetime investigation. Statistics
are necessary to avoid uncertainty and variability in reliability. However,
the variation is a function of time and operating conditions, hence statistics
itself is not sufficient to interpret without the knowledge of technology, en-
vironment conditions, and POF of device [13] [14]. For this, lifetime models
obtained from accelerated conditions are fitted and extrapolated with data
from normal operating conditions [8], [15], [16], [17] [18], [19]. Although
there is uncertainty in extrapolation, one can estimate the lifetime of compo-
nents for making decision on preventive actions prior to failure. A bath tub
curve is used in reliability to demonstrate the failure rate over time based
on their decreasing, random, and increasing failure rate from early life to
end of life [20]. The reliability in power converters can also be improved
by using fault tolerant operation in control strategies [21]. Similarly, various
power converter topologies are equipped with redundant capability which
ruled out the case to shut down the overall system in any component failures
at increasing cost [22], [23], [24].
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This thesis is focused in high power multi-chip IGBT modules. The mod-
ules are designed to meet lifetime expectation around 20-30 years, which is
not the case in reality [2], [25]. An advanced active thermal cycling is used
where the device is handled as an active component and switched under nor-
mal operation. Accordingly, the switching losses constitute a significant part
of the total power loss. In normal operation, the device is performed at ∆T
of 20 K - 40 K compared to 100 K in active thermal cycling test. The big dif-
ference in thermal stress and surroundings changes the failure mechanisms.
Especially high power IGBT modules face thermo-mechanical induced fa-
tigue in interconnects for less than 100K [8], [25], [26].
Instantaneous values of system-energy-related variables such as tempera-
ture, voltage, current, flow, speed and system health related parameter values
such as junction temperature and temperature sensitive electrical parameters
(TSEP) are defined as state data [27]. On-state collector-emitter voltage is a
key TSEP, which is not only used as an ageing indicator but also is used to es-
timate junction temperature [28]. Mainly, on-state υce at low current method
is popularly used [29], [30]. Online measurement and logging of υce,on in mV
range is challenging in converter operation where the device is switched at
kV and kA. Some measurement methods are introduced later but mostly lim-
ited to laboratory/offline measurements [28]. This thesis proposed a novel
on-state υce measurement technique at mV accuracy in normal operation of
converter. Needless to say, the monitoring is of paramount importance to
reduce an operation and maintenance cost, to protect a system from catas-
trophic damages etc. For example, in onshore wind turbine applications, a
survey based result shows that power electronic converters contributed to
13% failure rate as well as 18% downtime [31]. Here, power modules and
capacitors are found as the most fragile components. Similarly, a reliability
oriented industrial based survey shows that the power semiconductor de-
vices ranked the most fragile components [9]. In addition, for offshore wind
farms, currently the operation and maintenance cost includes 18-23% of total
cost of energy. Hence, these data show an essence of real time measurement
in component levels [32].
Online monitoring gives real time streaming of selected signals/variables
from a system. The source of data can be a number of parallel sub-systems.
Event-driven data logging involves typically high time-based resolution snap-
shots of important data for a pre-defined time-frame around an event. For a
power converter, such logging could contain hundreds of signals, variables,
and states for a few seconds. Such data logging with full information about
all signals and states are the most important variables, and are crucial for
an efficient post-event analysis [27], [33]. Often useful information is lost in
catastrophic failure in power modules in both test and field operation. A
time-based data logging history is essential to obtain a root cause of failure.
Similarly, the degradation evolution in power modules needs to be investi-
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gated at different life-stages to understand failure mechanisms. This thesis
presents post-test failure analysis of power modules which are cycled to dif-
ferent degradation levels by a number of cycles.
1.2 Thesis Outline
The thesis consists of two parts: the monograph in part I and attached papers
in part II. The first part contains 8 chapters including the introduction and
conclusion. Selected publications are attached in part II. The structure of the
thesis is organized as follows:
Chapter 1 presents a general introduction to the field under investigations
including objectives and outline of the whole thesis.
Chapter 2 provides an overview of power module, electrical characteris-
tics, and driving and monitoring techniques. Selected failure mechanisms
including lifetime investigations and a brief overview on a few approaches of
reliability data analysis are presented.
Chapter 3 introduces field emulated advanced power cycling tests imple-
mented in converter operation. Power module characterization techniques
while in converter are presented.
Chapter 4 describes online monitoring of on-state voltage of each com-
ponent in a half-bridge power module. The measuring circuit principle and
it’s implementation in converter are highlighted. Similarly, load current and
cooling temperature measurement techniques are illustrated.
In chapter 5 reliability stressors in power modules are considered. Know-
ing temperature as a major stressor, a brief overview on junction temperature
measurement techniques is given. A high resolution IR camera is used and
a temperature profile on chips during converter operation are presented. A
υce,on-load current method is proposed to estimate the chip temperature. The
calibration procedures, drawbacks and obtaining correction parameters to
improve the accuracy in measurement are given.
Chapter 6 demonstrates wear out tests for a number of power modules
at nominal rated power levels under similar loading conditions. The ageing
parameters are measured using different approaches, and the trend of rise in
those parameters are highlighted. A data evaluation theory to separate bond
wire and chip solder degradation is presented.
Chapter 7 presents investigation of failure analysis for wear out power
modules subjected to different number of loadings. Results obtained from
four-point probing and micro-sectioning techniques are shown.
Finally in chapter 8, conclusion of thesis is given. In addition, some future
prospectives of this work are also briefly discussed.
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Chapter 2
Power Modules
2.1 Power Module
A power module is defined as a power electronic module with some cir-
cuit topology, which is firmed by several power semiconductor components
and packaging interconnections. Usually a power module is needed to in-
crease total power rating of a device by sharing loads on each component of
the device. For example, in an IGBT power module IGBT chips and diode
chips for free-wheeling are used as semiconductor components and cu termi-
nals, bond wires, Al metallization, and solders are used as interconnections.
Key elements in a power module are voltage insulation, current capability,
thermal design regardless of type of a switch such as MOSFET, IGBT, BJT,
Thyristor [1].
In this work, a power module is preferred for IGBTs, which are popularly
being used in today’s market. There are several advantages of IGBTs over
other devices. The IGBT makes it possible to have secondary charge carriers
due to an extra doping region compared to MOSFETS. The IGBT has superior
on-state characteristics, good switching speed and good safe operating area.
The IGBT’s are preferable in high voltage applications with lower conduction
losses. Similarly, they possess comparable on-state voltage and current den-
sity at higher switching frequency with power BJTs [2].
2.1.1 Power Module Topology
Different standard designs by reverse blocking voltage and nominal current
rating are demonstrated in Fig. 2.1. A half-bridge power IGBT module with
1.7 kV reverse blocking voltage with 1000 A current capability is used in this
thesis.
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The power module consists of six identical sections. Each section is com-
Nominal Current [A]
Nominal 
Voltage [kV]
Half-bridge module, 
used in thesis
(1.7kV, 1000A)
Fig. 2.1: Standard design based on blocking voltage anad nominal current rating, adapted from
[3].
posed of two IGBT chips, two free-wheeling diodes, and 20 thick Al bond
wires, see Fig. 2.3a. An image of an open IGBT power module without sili-
cone gel and bus bar is shown in Fig. 2.2.
Fig. 2.2: Image of an open power module without silicone gel and bus bar, from [4].
Fig. 2.3a shows the physical layout and electrical equivalent of a single
section of the half-bridge IGBT power module. The vertical cross-section of
each layer on a single section is depicted in Fig. 2.3b. The section design,
layer thickness/composition and physical parameters are presented in [4].
2.2 Electrical Characteristics
Electrical parameters of a power module are governed by material types,
circuit topology, and packaging of devices. These are essential parameters in
order to drive and switch the device properly.
2.2.1 IGBT Structure
The vertical cross-section of a half cell of one of the parallel cells in an n-
channel IGBT is shown in Fig. 2.4a [2]. The p+ layer at the bottom forms the
12
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DDUT,H
IDUT,H
IDUT,L
DDUT,L
Section 1
DC+
DC-
AC
RG,int
RG,int
IDUT,L
IDUT,H
DDUT,L
DDUT,H
DC+
DC-
AC
G
E
E
G
RG,int
RG,int
(a)
Baseplate 
solder
Baseplate
DCB
Bond wire
Bond
Bond
IGBT Chip solder
Substrate
(b)
Fig. 2.3: Half bridge layout of IGBT module (a)Single section of half-bridge IGBT (2) vertical
cross-sectional layer.
IGBT collector and a pn junction with n− drift region, where conductivity
modulation occurs by injecting minority carriers into the drain drift region of
the vertical MOSFET. Therefore, the current density is much greater than a
power MOSFET and the forward voltage drop is reduced. The p+ substrate,
n− drift layer, and p+ emitter constitute a BJT that cannot be forward biased,
and therefore this transistor will not operate in saturation. But, when the po-
tential drop across the inversion layer becomes comparable to the difference
between the gate voltage and the threshold voltage, channel pinch-off occurs.
The pinch-off limits the electron current and as a result the holes injected
from the p+ layer. Therefore, base current saturation causes the collector
current to saturate. If a positive potential is applied to the gate of the IGBT,
Body region
Collector drift 
region
Injecting layer
J1
J2
J3
(a) IGBT structure.
 
Collector
Gate
Emitter
(b) Equivalent cir-
cuit.
Fig. 2.4: Vertical cross section of IGBT structure and equivalent circuit (Adapted from [2]).
and exceeds the threshold voltage required to invert the MOS region under
the gate, a conducting channel is formed and it changes over to forward con-
duction mode. Usually 15 V is used in such power modules. Similarly, if the
gate emitter voltage is turned-off, the collector current is suddenly reduced,
13
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because the electron from the channel is removed. Then, the excess carriers
in the n− drift region decay by electron-hole recombination, which causes a
gradual collector current decay. In order to keep the on-state voltage drop
low, the excess carrier lifetime must be large. Therefore, similar to the other
minority carrier devices, there is a trade-off between on-state losses and faster
turn-off switching times.
2.2.2 Static and Switching Characteristics
The power loss on an active component is governed by the temperature de-
pendant conduction and switching characteristics of a device. Temperature
dependent static (I-V) characteristics of IGBT and corresponding FWD are
shown in Fig. 2.5, measured at Vge on 15 V. Similarly, the IGBT performs
0.5 1 1.5 2 2.5
0
500
1000
υ
ce
 [V]
i C
 
[A
]
IDUT,L
23°C
30°C
40°C
50°C
60°C
70°C
80°C
85°C
(a)
0.5 1 1.5 2
0
500
1000
υFD [V]
i c 
[A
]
DDUT,L
23°C
30°C
40°C
50°C
60°C
70°C
80°C
85°C
(b)
Fig. 2.5: Static IV characteristics of (a)IGBT and (b)FWD diode.
differently during turn-on and turn-off time as shown in Fig. 2.6.
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Time [s] × 10-6
Eon [mJ]
VGE [V]
IC [A]
Vce [V]
(a)
Time [s] × 10-6
Eoff [mJ]
VGE [V]
IC [A]
Vce [V]
(b)
Fig. 2.6: Switching characteristics of IGBT (a) during turn-on (b) during turn-off.
2.3 Gate Driving and Monitoring
Gate driving parameters are limited by current rise and fall times, turn-on de-
lay, voltage and current overshoots, and parasitic components of the circuits.
In general, an IGBT gate driver uses turn-on gate resistor Rg,on during turn-
on to limit maximum collector current, whereas turn-off gate resistor Rg,o f f
is used during turn-off to limit the maximum collector-emitter voltage [2].
15
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2.3.1 Gate Driving
The external gate capacitance is introduced only after Vge reaches to Vge,th to
reduce the initial delay required to reach the Vge,th. Low gate impedance is
needed to reduce the effect of noise on the gate. During off-state, negative
gate voltage is used to prevent shoot through caused by transients during the
on-period. The Rg,on controls the collector current slope at the beginning and
collector voltage slope during the miller effect, which ultimately determines
the turn-on switching loss. However, selection of Rg,on is a trade-off between
a lower switching loss at smaller resistance or a lower EMI noises at higher
resistance.
On the other hand, turn-off switching loss is governed by a tail current
and a current slope, which mostly depends on the amount of stored charge
and minority carrier lifetime. However, the turn-off loss can be reduced
during the miller effect and MOS turn-off portion by reducing the Rg,o f f .
But lowering Rg,o f f increases the rate of change of collector voltage, which
strongly affects the IGBT latching current and RBSOA.
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Fig. 2.7: Vce desaturation potection on IGBT with resistors(a)gate driver block diagram and
(b)desaturation waveform, from [5].
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2.3.2 Protection and Monitoring Parameters
Using a suitable control of Vge, the IGBT has the ability to limit the current
intrinsically under over-current and short circuit fault conditions. However,
a fast response detection circuitry is required to limit the peak fault current,
which reduces/turn-off Vge during fault. Desaturation detection or collector
voltage monitoring is one of the most common methods to detect the faults
in an IGBT as shown in Fig. 2.7, where resistors are used to set the reference
voltage.
During the turn-on and on-state period of an IGBT, the Vce decreases, where
Cax is charged in Fig.2.7a from the COMx potential to the IGBT saturation
voltage in Fig. 2.7b. The time required to charge Cax depends on the DC
bus voltage, the value of the resistor Rax and the value of the capacitor Cax.
The Vre f x is set at typically around 7 V, which is valid in a short circuit
condition for a minimum of DC link voltage of about 25 V ∗ Rvcex/Rax. The
response time will increase for lower DC link voltages. There are different
methodologies introduced for desaturation monitoring [5].
2.4 Wear Out and Failures in Power Modules
In semiconductor devices, failure mechanisms are mainly differentiated as
intrinsic and extrinsic [6]. The intrinsic failures are attributable to natural
deterioration of materials, which is systematic in nature and shows wear
out behaviour of materials. Whereas extrinsic failures are attributable to un-
intended defects or production deviations, which are random in nature and
show early life failures and random failures. In power modules, several stres-
sors cause intrinsic and extrinsic failures, however a final catastrophic failure
can be a combination of many different processes [7]. This chapter focuses
on thermo-mechanical induced failures in package interconnections, where
an on-state electrical parameter shows an ageing effect in a long operation.
2.4.1 Selected Failure Mechanisms
Several mechanisms may cause an eventual device failure such as electro-
migration, cosmic rays, dielectric breakdown, corrosion etc. Fig. 2.8 shows
a summary of the main sources of failures in IGBT power modules. Power
modules suffer from fluctuating loads both with regards to environmental
and electrical loadings. Both loadings are responsible for creating temper-
ature oscillation inside a power module. The temperature cycle causes a
thermo-mechanical loading due to material expansion and CTE mismatch.
Both of these directly affect the module packaging and especially the inter-
connects: solder joints, bond wires, and metallization [7]. Fig. 2.9 shows a
17
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Fig. 2.8: Potential failure types in power modules insipred by [8].
vertical cross section of an IGBT geometry highlighting the weak region from
A-TC.
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Bond wire
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Diode
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Thermal
 grease
Baseplate solder
Chip solder
Fig. 2.9: Vertical cross section of a IGBT module geomtry highlighting weak interconnections.
Bond Wire Fatigue
Fundamentally, two major failure mechanisms heel cracking [9] and lift-off
[10] are observed related to the bond wires or wire bonds, see Fig. 2.10.
Al based bond wire has a relatively high CTE in comparison to copper and
silicon which is together with stress induced by wire flexure, is the main
stressor. An uneven wire length and wire bonding creates non-homogeneous
current distribution causing additional stress on remaining wires [11]. After
some cycles of operation, the degradation is increased in some wires, this
is also observed as increase in on-state voltage [12]. Normally, the crack
propagation path has been inside a wire itself, which is also observed as a
significant amount of wire residue seen on top of the metallization after a
wire lift-off,see Fig. 2.10a [13]. Details on bond wire fatigue are presented in
chapter 7.
Metallization Reconstruction
A metallization layer is used to access electrical connection to all conducting
channels of a semiconductor chip. The reconstruction seen on the metalliza-
18
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80μm
(a)
9 Power cycling reliability of modern packaging technologies   87
detected after approximately 60000 cycles. Exceeding of the allowed 20% of the initial value 
of VF was the dominant failure mode in this test. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Test was stopped after the total failures of four devices. The lifetime in cycles and the failure 
criteria are summarized in Table 9.8 
Table 9.8: Cycles to failure and failure criteria of power cycling test at ∆Tj=105K 
Diode D1/1 D1/2 D2/1 D2/2 D3/1 D3/2 
Failure after 
[power cycles] 
67910 66815 63810 Not Failed Not Failed 50605 
Failure Criteria Increase of 
VF 
Increase of 
VF 
Increase of 
VF 
  Increase 
of VF 
 
Failure analysis: Investigation of devices after test with SEM has shown extended bond wire 
lift-off  and heel cracks as depicted in Fig.9.26. It is noticeable that the following pictures are 
from a diode which didn’t fail till test stop at 75000 power cycles, however it is obvious that 
failure would occur soon. 
 
 
  
 
 
 
 
 
 
  
Fig.9.26: Bond wire lift-off and (left) and  heel crack of a device power cycled at  ∆Tj=105K 
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Fig.9.25: Power cycling test of DCB based, transfer molded devices at ∆Tj=105K 
(b)
Fig. 2.10: SEM Images for bond wire fatigue (a) bond wire lift off for A-TC module and (b) bond
wire heel cracking, from [14]
.
tion, see Fig.2.11, is a well-known degradation process induced by the com-
bined thermal induced stress which over time causes fatigue [7] and stress
migration in the form of diffusion of Al along grain boundaries onto the
surface [15]. Reconstruction occurs mainly due to mismatch of the CTE be-
tween Al metallization and the Si chip. The problem is the relatively low
elastic limit of Al combined with the difference in CTE. The plastic defor-
mation, such as sliding of grain boundaries and dislocations, occurs causing
so-called reconstruction. Reconstruction affects the forward voltage of the
section, if the metallization is losing contact to channels, becoming thinner,
or causing the delamination or lift-off. The metallization mostly changes in
the topmost 1-3 µm Al layer. Sometimes the reconstruction propagates down
to the surface of the semiconductor chip through the entire metallization
layer [11]. An increased degree of degradation is observed at the center of
the chip compared to edges in the test which are discussed in chapter 7.
10µm
(a) Metallization of a new LS diode.
10µm
(b) Metallization of a A-TC diode.
Fig. 2.11: SEM images of the metallization surface of (a) new low side diode and (b)A-TC diode
after 3.5 million cycles of operation.
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Solder Fatigue
Solder is used to attach a Si chip onto the DCB and DCB onto the base-
plate. Solder layers experience significant temperature variation in converter
operation, being the primary thermal path from the chip to the baseplate.
The stress induced during temperature fluctuations causes crack formation
in solders as shown in Fig. 2.12. Mainly, cracks are initiated from the solder
edge, voids and impurities [7]. Especially in traction application the solder
joints of DCB-substrates to the copper baseplate are a limiting factor [16].
AlSiC based baseplate was introduced to extend the lifetime of the solder
joint to prevent the large mismatch of thermal expansion at all solder joints
to improve reliability [17], [16].
(a) Unstressed solder layer. (b) Stressed solder layer.
Fig. 2.12: A comparison of unstressed and stressed lead-free ship solder layer, from [18]).
2.5 Wear Out and Lifetime Investigation
Several factors affect power electronics reliability: electrical load, environ-
mental (temperature, humidity), mechanical vibrations, etc. The stress levels
are dependent on type and location of applications. For wear out and lifetime
investigation of power modules, very severe test conditions are considered
to ensure robustness and reliability for a given application within a limited
time frame. Hence, severe stresses are generated under test methods, mainly
based on A-TC and P-TC. Although increased stress levels under accelerated
test conditions may induce unwanted failure modes.
On-state collector-emitter voltage, thermal resistance, and gate threshold
voltage are used to define failure criteria under these tests, however the fail-
ure criteria are reported differently [19]. The rise in on-state voltage by 5%
up to 20%, the rise in thermal resistance by 10% up to 20%, and the rise in
gate threshold voltage by 10.5% are considered as failure criteria.
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Fig. 2. Overview of the aging and characterization system [7].
Fig. 3. IGBT aging and characterization test board.
Fig. 4. Transient collector-emitter voltage variation with aging time.
and scanning acoustic microscopy (SAM) analysis. All the
characterization tests were performed at room temperature.
Fig. 5. Threshold voltage variation with aging.
A. Threshold Voltage
The threshold voltage is the gate voltage at which the IGBT
turns on, and collector current begins to flow. The threshold
voltage was measured using an Agilent 4155C semicon-
ductor parameter analyser. Based on the part data-sheet [8],
the threshold voltage was measured at a collector current of
250 at room temperature. From the pre-, and post-aging
characterization, we observed that aging had led to an increase
in the threshold voltage of seven of the eight devices tested.
The maximum increase in the threshold voltage was 11% for
part B, as shown in Fig. 5.
An increase in the threshold voltage is an indicator of gate
oxide degradation. The results of threshold voltage measure-
ments were not conclusive as one of the parts (part D) showed
no changes with aging. To further assess the degradation in the
gate oxide, C-V measurements were performed.
B. Capacitance-Voltage (C-V) Measurements
Quasi-static capacitance voltage (QSCV) measurements were
performed to verify the nature of trapped charges in the gate
(b)
Fig. 2.13: Failure criteria and evolution on υce, Rth, andVge,th [20] (a) υce and Tj,max on a power
cycling and (b)gate-emitter threshold variation wi ageing.
2.5.1 Lifetime Investigation
Empirical lifetime models based on ther al or power cycling tests are mainly
based on Coffin- Manson only and Coffin-Manson including Arrhenius mod-
els [21]. Over the time period, contribution from other factors are taken into
account uch s frequency in the Norris-Landzberg m d l [22], [23] geomet-
rical inputs like the Bayerer model [24], and the model including design and
interface [7], [25].
Mathematical representations of such models are used to correlate physi-
cal changes of the device, which requires a detailed understanding of failure
mechanisms. Such tests are carried out by A-TC/P-TC to obtain parameters
for lifetime modelling, which is often selected for specific failure modes as a
function of loading profile, geometry, material properties of power module,
etc. [4]. It is unrealistic to build or simulate a test setup which can duplicate
field conditions and run for the actual lifetime of a power module. Similarly,
to build a model covering all failure modes is very complex, and may not
be accurate. Hence, most lifetime models are based on the weakest parts
such as: bond wire related fatigue and solder-layer related fatigue. Since the
power module wear out process is complex with multiple physical processes,
it is difficult to create an universal model applicable to various failure mecha-
nisms [26]. An online wear-out process including loading profile monitoring
technique is required to include real-time updated physical degradation into
a model.
2.5.2 Reliability Test Data Analysis
In power semiconductors, acceleration models are developed based on ma-
jor stressors such as temperature, voltage, current, humidity, and stress [27],
[28], [29], [30]. In order to conduct a reliability test, first an appropriate
failure mode need to be defined. The empirical acceleration models use em-
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pirical constant values which have limited accuracy because their empirical
equations are based on generic data [31]. In ALT, higher stress level is used,
however below the upper limit to determine failure modes and also to esti-
mate a product lifetime. Recently, CALT is proposed to reduce test time and
sample size in ALT process. Using CALT, the life-stress relationship can be
established at each stress level based on the characteristics of distribution at
each accelerated stress level as described in Fig. 2.14. Then, appropriate sta-
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The S-N Slope Of The Real Product Will Be 
Different Than What Is Shown In The Text Book
 The S-N curves shown in the back of text 
books assume a polished specimen without 
any geometry characteristics that would 
concentrate the stress in one location…this 
is seldom the case in real life.
 Different types of loading will decrease the 
slope of the S-N curve as shown at the 
right (C loading type).
 Rougher surface finishes will decrease the 
slope of the S-N curve as shown at the 
right (C surface finish). 
 Geometric stress concentrations decrease 
the slope of the published S-N curve as 
shown at the right (C notch factor)
 The Mean Stress Effect can also reduce 
the life
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Text Book Value
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106
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(a) S-N curve (Life as function of
stress) [32].
(b) CALT process illustration, taken
from [33].
Fig. 2.14: Illustration of life-stress curve and CALT process.
(a) Probability density function
(pdf).
(b) Cumulative failure plot (linear-
linear).
Fig. 2.15: Influence of shape (β) parameter on Weibull distribution (a)Probability density function
(pdf) and (b)cumulative failure plot, from [34].
tistical distribution can be selected. The Weibull distribution is a commonly
used method for statistical analysis of the reliability test results. A main ad-
vantage of this method is that it doesn’t require a large quantity of data. The
22
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Weibull distribution and parameters are illustrated in Eq. (2.1).
F = 1− exp
[
−
(
t− to
η − to
)β]
(2.1)
Where, F is probability of failure, t is test statistics such as number of cy-
cles/time, η is characteristic life at F = 63.2%, to minimum life without fail-
ure, and β is a shape parameter, see Fig. 2.15.
The Weibull parameters are obtained using median rank. The median rank is
a non-parametric estimate of the cumulative distribution function based on
ordered failures [35]. The median rank (xi) is the value that the true proba-
bility of failure should have at the ith failure for n samples at 50% confidence
level, as given in Eq. (2.2).
xi =
i− 0.3
n+ 0.4
(2.2)
Where, i is the failure order according to their lifetime and n is the total
number of data points, both censored and uncensored.
Fig. 2.16: The 3-paraemter Weibull analysis of the test data. The arroe mark the model prediction
(black) and the prediction with a margin factor of 80% (green), from [36].
2.5.3 Fusion Prognostic Approach
Recently, a fusion approach to the prognostic method is proposed suitable
for remaining useful life (RUL) estimation based on real time health-state
monitoring, POF based models and data driven models. An accurate real
time monitoring of the state parameter is essential in a such method, where
anomaly detection is conducted from online monitoring. Fig. 2.17 shows a
block diagram for a fusion prognostic approach.
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detection, parameter isolation, PoF based models, and data-driven techniques can be 
made. Alarms can be set off to warn the system operator of impending failure based on 
the value of the RUL reported. 
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Alarm
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PoF Models
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Figure 3.11 Fusion prognostics approach
Fig. 2.17: Prognostic fusion approach for semiconductor devices, from [37].
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Chapter 3
Field Emulated Testing and
Charaterization Technique
3.1 Test methods for Power Module
Design lifetime capability of power modules is attributed to power cycling
capability. Normally, two types of accelerated tests are used: A-TC and P-
TC. A-TC is a common approach for evaluating design and performance
under a given loading, as well as end of life tests at accelerated condi-
tions [1], [2], [3], [4], [5]. In an A-TC setup, the DUT is normally heated
through sheer conduction losses. However, in order to get test condition is
closer related to real world stresses, the DUT in this setup is handled as an
active component and switched under normal operation conditions. Accord-
ingly, switching losses constitute a significant part of the total power loss. The
proposed test method is categorised as an advanced A-TC method (which is
also demonstrated in Fig. 3.1a). Conventional A-TC is carried out mainly to
study degradation of bond wires and solder joints under a pulsating current.
3.1.1 Experimental Test Setup
The setup consists of the DUT and a control side (CTRL), where the latter is
split into two separate legs of two devices in order to ensure the DUT fails
first. A block diagram of the setup is shown in Fig. 3.2a and a picture of
the physical setup in Fig. 3.2b. The benefit of this setup is that while large
magnitudes of power are circulated by the switches only losses of the system
are to be supplied.
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Fig. 3.1: Cycling of power modules (a)overview of methods (b) power converter for cycling of
power modules.
3.1.2 Power Converter
A circuit diagram of the power converter is shown in Fig. 3.1b. Phase and
magnitude of the two voltage sources VDUT and VCTRL are controlled by duty
cycling each leg. The DUT leg is using an open loop space vector modulated
(SVM) voltage (VDUT), while the control side of the converter has a closed
loop control in order to force sinusoidal current through the devices. In this
measurement, the phase displacement (φ) of VDUT to iL is kept at 2.7 Rad.
However, this can be chosen according to the need. By changing φ, the gener-
ating or drive mode of each leg can be controlled. Here, the DUT is operated
at generating mode, where the diodes are more stressed, whereas on the con-
trol side IGBT’s are more stressed. The equivalent inductance is given by
Eq. (3.1). The parallel legs of the control side share similar current at the
identical switching action, hence the voltages VCTRL1 and VCTRL2 are equal
in phase and magnitude. For optimal cooling conditions a Danfoss Shower-
Power is used by circulating a mixture of water and glycol [6]. The cooling
temperature (Tcooling) is controlled by regulating heat dissipation through a
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Fig. 3.2: Experimental test setup (a) block diagram layout (b) picture of the test setup for field-
oriented testing.
heat exchanger using PI control.
Leqv = L1 +
1
2
(L2 + L3), (3.1)
Where, Leqv is an equivalent inductor including series inductor L1 and two
similar magnitude current sharing inductors L2 and L3 in the converter.
3.2 Field Emulating Stressors on DUT
In the present setup, the primary operating parameters modulated to con-
trol the test conditions are the current amplitude (iL), fundamental frequency
(Fout), and cooling temperature (Tcooling). The primary effect controlled through
iL and Fout is the change in the junction temperature (∆T). However, for in-
creasing ∆T, this also affects the temperature gradient observed across the
power module. Tcooling is primarily controlled to increase the electrical and
thermal resistance of the power module and thereby increasing the effect of
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the current amplitude on the switching loss.
IGBT and diode chips are the primary contributors to the total power loss
in the module. The total electrical power loss (Ptot) is comprised of conduc-
tion (Pcond), switching (Psw), and gate losses (Pgate), where the latter normally
can be neglected, see Eq. (3.2).
Ptot = Pcond + Psw + Pgate,
≈ Pcond + Psw, (3.2)
In this example, conduction losses include all forward losses during steady
state which affects all current carrying components of the module (Cu, wires,
chips, and solders). As illustrated in Eqs. (3.3) and (3.4), the power dissipa-
tion in the semiconductor chips during conduction depends on the on-state
period (ton), on-state (υce), and the load current (ic).
Pcond,I =
1
tout
∫ ton
0
υce(t)ic(t)dt, (3.3)
Pcond,D =
1
tout
∫ ton
0
υFD(t)ic(t)dt, (3.4)
Switching losses include the energy required to turn on and off the semi-
conductor components. For the diode this is limited to recovery loss, see Eq.
(3.5). In Eq. (3.6) the IGBT switching loss is presented.
Prec,D = FswErec
(
VDC
Vre f
)Kv,D
, (3.5)
Psw,I = FswEsw
ic
Ire f
(
VDC
Vre f
)Kv,I
, (3.6)
Where, Ire f and Vre f are the current and voltage at the manufacturer specified
switching loss Esw and recovery loss Erec.
As illustrated in the power loss relation in Eqs. (3.2)-(3.6), the stress can
be controlled through the load current, DC-link voltage, switching frequency,
fundamental frequency and modulation index. The latter controls the stress
between the IGBT and the diode. Fig. 2.9 shows a vertical cross section of
the geometry showing the layers constituting the IGBT module. Similarly, a
layout of a single section of an open DUT is depicted in Fig. 2.3a.
3.3 Characterization of a Power Modules
Manufacturer provide typical characteristics of power modules, which does
not necessarily match with all devices even in the same batch of production.
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Especially, the static characteristics of a power module at initial phase and
during test/run give health status as well as shift in state parameters during
the ageing process. The static characteristics are measured offline. Similarly,
the state parameters are also measured online (during normal converter oper-
ation), the shift in parameter due to the ageing process can be deduced from
these measurements. Here, the wear out is monitored using three strategies:
real time in normal converter operation, offline and recalibration when con-
verter is in an off-state.
3.3.1 Measurement in Normal Operation
On-state υce, υFD and the corresponding iL are measured at the center of a
PWM pulse in converter operation. Hence the measurement is not affected
by the transients in settling time required by the circuit and packaging of
the module [7]. In addition, this technique also makes the implementation
into the converter control simple. The measurement routine is illustrated
in [7], where the online measurement is routined at every 5 min of operation
to reduce the amount of data. During one measurement, the on-state υce,
iC and corresponding Tcooling are sampled and recorded for 2.5 cycles. The
measurements of current, corresponding υce, and υFD for one cycle are shown
in Fig. 3.3.
-900
0
900
0
2
0 0.08 0.16
0
2
IDUT,H DDUT,H
IDUT,LDDUT,L
Time [s]
iC [A]
ce [V]
ce [V]
Fig. 3.3: Real time monitoring of on-state υce and iC for one cycle.
3.3.2 Offline Characterization
Offline characterization produces forward characteristics of all IGBT’s and
diodes in a power module. Two approaches could be used for characteriza-
tion: current-ramp method and current-plateau method. The characterizing
process of devices are completed in µS time frames in order to minimize or
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eliminate the effect of self-heating at load current, see Figs. 3.4a and 3.5a.
Ʋce,H, 
iL
ʋFD,L, 
iL
100µs 40µs 2µs 40µs
T
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(a) Current waveform in a current-
plateau method.
D1
L
iL
+
D2
I1
I2
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VDUT VCTRL
DUT CTRL 
(b) Converter switching sequence in
a current-plateau method.
Fig. 3.4: A current-plateau method to characterize power modules in a converter.
Fig. 3.4 shows a current-plateau method for characterization of each com-
ponent of a power module in converter, see Figs. 3.4a and 3.4b. Similarly, Fig.
3.5 shows a current-ramp method for characterization of each component of
a power module in converter, see Figs. 3.5a and 3.5b.
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(a) Current waveform in a current-
ramp method.
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DUT CTRL 
(b) Converter switching sequence in
a current-ramp method.
Fig. 3.5: A current-ramp method to characterize power modules in a converter.
In offline characterization, the power dissipation occurs mainly due to
conduction losses which are limited by shortening the on-state period. The
I1/D2 and I2/D2 pairs are conducting in DUT, when the current is positive
and negative, respectively. The measured υce is a function of current, gate
voltage (VGE), and chip temperature. To study the change in υce due to age-
ing, VGE is kept constant at 15 V and the Tcooling is maintained steady at 80◦C.
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Table 3.1: THE I-V CHARACTERIZATION STRATEGIES
1. Current-ramp method
υce and iL Active components
υce at I1, iL
I1 is ON,
I4 is ON (Current ramp)
I4 is OFF
υFD at D1, iL
I3 is ON,
I2 is ON (Current ramp)
I3 is OFF
υce at I2, iL
I2 is ON,
I3 is ON (Current ramp)
I3 is OFF
υFD at D2, iL
I4 is ON,
I1 is ON (Current ramp)
I1 is OFF
I2 is OFF
2. Current-plateau method
υce at I1, Ic
I1 is ON,
I4 is ON (Current ramp)
I4 is OFF(Plateau)
υFD at D1, Ic
I4 is ON,
(Second current ramp)
I1 is OFF (Plateau)
υce at I2, Ic
I2 is ON,
I3 is ON (Current ramp)
I3 is OFF(Plateau)
υFD at D2, Ic
I3 is ON,
(Second current ramp)
I2 is OFF (Plateau)
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The conduction time is in microseconds, hence υce is mainly a function of ap-
plied current. Table 3.1 shows the switching sequences for characterization
of IGBT modules in converter.
3.4 Post-Mortem Test Analysis
After the wear out test, the power modules are subjected to a post-mortem
process for a physics of failure analysis. Two major approaches are used:
four-point probe measurement and micro-sectioning.
3.4.1 Four-Point-Probe Method
Four-point-probing is a commonly used technique for measuring electrical
properties of semiconductor devices, as well as fracturing or degradation in
various conducting structures [8], [9]. The concept is based on having two
current carrying terminals attached to the sample while placing two probes
in between for measuring the potential difference across the region of inter-
est.
This technique is used for electrical measurements on individual semicon-
ductor chips, and interconnections: bond wires, solders, and metallizations
in power cycled and fresh modules. This process allows assessment of degra-
dation type and distribution through different components as a function of
stress and time.
3.4.2 Microscopy Based Investigations
Electro-thermal degradation of interconnections is investigated using differ-
ent microscopy based methods. Metallization reconstruction is characterized
using a Zeiss 1540 XB SEM/FIB. The wire/chip interfaces are studied using
a micro-sectioning approach combined with optical microscopy. By investi-
gating the microscopical structure the information regarding quality as well
as lifetime may be obtained. In this work, the quality of wire interfaces are
investigated for A-TC modules.
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Chapter 4
Monitoring On-State
Electrical Parameters
4.1 On-state Electrical Parameters
On-state υce,on is mainly influenced by intrinsic parameters such as device
structure, materials and doping level, and extrinsic parameters such as gate
emitter voltage VGE , Ic and T. Effectively, the total υce drop across a con-
ducting IGBT chip is contributed by three dominant behaviours itemized as
follows.
• The voltage drop across J1, see Fig. 2.4a, follows the exponential law of
a pn junction.
• The drain drift resistance, which is considerably lower compared to a
MOSFET due to strong conductivity modulation by the injected minor-
ity carriers from the collector.
• Channel resistance.
While in modules, the additional voltage drop appears from packaging such
as bond wires, cu layers, metallization, etc. On top of this, the effective resis-
tance will be higher during switching, because of temperature gradients in
layers and in series components.
The υce,on is a dominating parameter for detecting the degradation of
power modules. The υce,on is influenced by all electrical and thermal effects
at all times but not necessarily at the same level, as outlined in Fig. 4.1. The
former could be due to degradation of interconnections (wire bond, solder,
metallization) or semiconductor chips, where the latter is primarily due to
thermal resistance. Several methods are proposed to measure υce,on, when
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Fig. 4.1: Diagram illustrating how degradation affect the collector emitter voltage of a power
module.
the converter is active and is in an off-state [1]. However, most of them are
confined to a laboratory test only. An online υce,on monitoring method [2], [3]
is suitable, which is also similar in technique, known as desaturation protec-
tion in modern IGBT gate drivers. However the desaturation protection is
different in nature and in desaturation the voltage across the IGBT may get
very high.
4.2 Real Time Monitoring of On-State Voltage
Primarily, online monitoring of υce,on topology should fulfil the following
criteria when the converter is active.
• Voltage blocking capability: The voltage blocking components should
withstand module rated collector-emitter voltage level.
• Voltage insulation: Minimum physical (clearance and creepage) dis-
tance requirement as defined on standard IEC60950-1, UL60950-1.
• Self-protection capability: Protect low voltage/current components in
measurement circuit from high di/dt and dV/dt that originated during
switching of the device.
• Isolate circuit during fault (avoid fusing): Self islanding capability if
fault occurs in the measurement unit.
• Rugged on temperature fluctuation: No/minimize error in the voltage
measurement due to change in the ambient temperature.
• Less offset voltage: Minimal offset in the measurement from amplifiers
to improve accuracy of the measurement.
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• Low impedance: Measurement circuit should not influence the gate
switching performance such as oscillations in the gate signal.
4.2.1 Circuit Principle
The υce,on measurement circuit uses a similar technique known as desatura-
tion protection, as explained in chapter 1. Fig. 4.2a shows the basic principle
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+
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D1
D2
ʋce
(b)
+
-
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R2
R1
R1 = R2
D1
D2
ʋce
(c)
Fig. 4.2: The on-state collector-emitter voltage measurement circuit (a) basic measurement circuit,
(b) υce,on calculation using differential amplifier, and (c) simplified measurement circuit with gain
equal to one.
of υce measurement circuit operation. Two diodes are connected in series and
a current source forward-biases them during the transistor on-time. When the
transistor is off, the D1 is blocking the υce voltage, protecting the measure-
ment circuitry from damage. An additional low-leakage diode anti parallel to
diode D2, is required so that only D1 blocks the high voltage. Assuming the
two diodes are identical (VD1 = VD2 ), the υce may be measured by subtracting
the voltage drop on diode D2 from the Vb.
υce = Vb −VD2 = Vb − (Va −Vb) = 2Vb −Va, (4.1)
Mathematical Eq. 4.1 is realized using a circuit as shown in Fig. 4.2b.
First, the Vb is amplified with a gain of two. A differential amplifier subtracts
the Va from the 2Vb. In this circuit, there is a possibility of changing the gain
of the differential amplifier to fully utilize the ADC voltage range. If the gain
of the amplifier is set to one, then the R3 and R4 resistors form a voltage
divider with a ratio of 0.5. Because of this, the voltage on the non-inverting
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pin of the operational amplifier is equal to Vb, therefore the circuit can be
simplified to the form as shown in Fig. 4.2c. The output voltage of the ampli-
fier is tracking the υce. If the amplifier is supplied with the bipolar voltage,
the circuit will operate for both positive and negative voltage, therefore, the
FWD voltage can also be measured.
4.2.2 Selection of Diodes
In order to meet the desired specifications for the measurement, two diodes:
D1 and D2 need to meet the following criteria:
• The current through the diodes should be equal. Connecting diode’s
common terminals to high impedance input of the amplifier fulfil this
condition.
• The diodes should be thermally coupled to keep the junction tempera-
tures at a similar level.
• The two diodes still need to have similar forward voltage temperature
coefficients.
Two BY203 2 kV diodes were chosen due to a low reverse recovery and a
high blocking voltage. The I-V characteristics of two randomly chosen diodes
were compared. Their I-V characteristics were compared at a range of am-
bient temperatures. Fig. 4.3 demonstrates the difference in forward voltage
dependency to the measured current. Based on these results 10 mA test cur-
rent is chosen, where it exhibits similar dependencies with the temperatures,
see [2].
Fig. 4.3: Voltage difference between two measurement diodes at various ambient tempertaures.
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Fig. 4.4: υce measurement circuit.
4.2.3 A Full Measurement Circuit
The measurement circuit has been designed to achieve accuracy approxi-
mately 1 mV. A ±5 V, 14-bit ADC with resolution of 0.61 mV has been
chosen. Analogue circuitry has been designed so that ageing and tempera-
ture effects will be lower than 1/2 of the LSB. A MAX9633 amplifier has been
chosen so that the υce temperature variation and the settling time are satisfied.
A MAX5490 100 K precision voltage divider has been used to assure thermal
and time stability. Adding a 25 kΩ series resistor on the non-inverting input
compensates the amplifier’s bias current. The ADC works with an external
voltage reference REF5025 capable of maintaining half-bit accuracy within
the desired temperature range. The outputs of the two amplifiers (4.4) are
connected to two-channel bipolar ADC 7367, with ±5 V input range. A cir-
cuit capable of measuring the voltages on IGBTs and diodes of a half-bridge
converter is shown in Fig. 4.4.
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Fig. 4.5: Measured current and corresponding υce,on and υF for high side components.
Fig. 4.5 demonstrates the measurement of υce,on and υF at the 6 Hz sinu-
soidal load current.
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4.2.4 Influence of Ambient Temperature
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Fig. 4.6: Prototype board test measurement: (top) ambient temperature input, (middle) υce, and
(bottom) error voltage = υce-υout.
An effect of large ambient temperature on the output of a prototype board
was investigated. Fig. 4.6 (Top) image shows the input voltage, Fig. 4.6 (mid-
dle) shows a locally created high temperature around the prototype board
and (bottom) shows error in the output voltage for the worst case condition.
The error in voltage is about 2 mV when ambient temperature is close to
90 ◦C, which is most unlikely to occur in the applications.
4.3 Current Measurement
A DSP TMS320F2812 is used to build a control platform. A 12-bit ADC built-
in inside the DSP is used to sample a load current using a LEM LF 1005-S
current transducer, as shown in Fig. 4.7b. The output signal is also used for
the control and over-current protection. An interface circuit is built to pro-
tect the DSP, which should be operated in between 0 and 3.3 V. Here, the
interface circuit adds the voltage shift of 1.5 V and limits the voltage at 3.3 V
during positive and negative peak of the load current. In Fig. 4.7a, Rm is a
measuring resistor and Vmeas is the output voltage for actual current. The cur-
rent signal has a 1.5 V DC offset and current to voltage ratio of 0.00135 V/A.
Hence, maximum ±1000 A will yield the measurement signal in between
2.85 V and 0.15 V. The over-current protection is also built based on these
measurement signals. An offset correction technique is included in the con-
trol or calibration sequence in the measurement. The offset by the transducer
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and the circuit is measured during converter stops or before starting and
compensated during operation.
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Fig. 4.7: A load current measurement using (a) a layout of current measurement technique, and
(b) an image of current measurement in the setup.
4.4 Temperature Measurement
The lower baseplate temperature of power modules is controlled by using
a Danfoss Shower Power where liquid (water mixed glycol) is circulating
on a pressurized cooling pipe. A heavy-duty Pt100 thermister, shown in
Fig.4.8a, is used as a temperature transducer for the cooling temperature
measurement. The thermister is inserted into a cooling pipe as shown in Fig.
4.8b. The output of the transducer is fed into a National Instrument (NI) data
acquisition system (USB-6215). The output is used for the control and for the
data logging during normal operation of a converter.
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(a)
Cooling pipe
PT100 Thermister
(b)
Fig. 4.8: Cooling temperature measurement using (a) a PT100 thermister, and (b) an image of a
temperature transducer inserted in a cooling pipe.
4.5 Implementation in a converter
The turn-on time for transistors and diodes varies with the space vector
PWM. The following criteria are needed to be fulfilled in order to measure
the υce,on accurately.
• Allow enough turn-on time for the transistors to enter into a saturation
region.
• Wait until gate voltage stabilizes at a certain level 15 V, in this case.
• Allow enough settling time required by the measurement circuit, and
packaging of a power module.
• Sample the υce,on and the load current at the same time.
In order to track the changes of υce,on in a full cycle, sampling of the volt-
age and the current on each switching modulation is essential. However, the
minimum turn-on time during modulation should be larger than the settling
time required by the measurement circuit. Therefore, enabling the measure-
ment signal at the middle of a switching pulse makes both integration of the
measurement technique in a control simpler and can sample the υce on the
high side IGBT and the low side FWD on converter at the same time. Fig. 4.9
demonstrates an example of υce voltage waveforms and initial transients in
the υce,on after turn on of a device. Fig. 4.9a shows the υce clamped at 15 V by
the measurement diodes. Similarly, Fig. 4.9b shows the gate-emitter voltage
during switching operation. Transients in the voltage waveforms shows the
time required by the monitoring circuits to avoid this region. However, in
the shown figures the transients are also included originating from the high
voltage active probes.
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Fig. 4.9: Switching waveforms (a) collector-emitter voltage waveform clamped at 15 V, (b) gate-
emitter voltage waveform and (c) expanded waveforms (both) for a single pulse.
4.6 On-State Voltage Measurement Issues
Increase in gate bias voltage will increase di/dt. The reverse recovery of
the diode is also a function of the di/dt. Consequently, the reverse recovery
creates the over current stress on IGBT and over-voltage stress on FWD. The
transients are also the source of EMI in converter operation. At positive
current peak, when a low side IGBT is suddenly turned off, the current starts
flowing through a diode on the upper side with a forward voltage drop. This
voltage is negative for a high side IGBT. The voltage is recorded up to −80 V
in the worst cases, as shown in Fig. 4.10. The emitter stray inductance and
commutating current are responsible for these voltage transients.
∆VL = −L didt (4.2)
During turn off, the υce reaches up to 1.2 kV when DC link voltage is at
1 kV caused by the miller capacitance and the stray inductance. However
this voltage level is not critical for the 1.7 kV module.
∆VH = −L didt +VceH i (4.3)
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Chapter 5
Stressors on Power Modules
5.1 Introduction
The stressors that have the highest contribution to the ageing of power elec-
tronic devices are: ∆T, Tavg, voltage, humidity, pollution and vibration [1].
Humidity, pollution and vibration are usually created by external equipment
and environment. Field-experience investigation conducted on two different
wind turbine converters show condensation during long standstill of wind
turbines, insufficient protection against environment, and deterioration of
thermal grease between a heat sink and a power module are root causes of
failures [2]. Typically, the lifetime of power modules is estimated based on
the A-TC capability of a device, where the temperature is a key stressor. This
section presents an investigation of chip temperature in power modules dur-
ing converter operation. A new υce,on-load current method to estimate the
chip temperature is also proposed.
5.1.1 Temperature as a Stressor
The failure mechanisms in power modules are not dominated by semiconduc-
tor die failure, this is implied since the temperature of the junction defines
the stress level. The main advantage of an A-TC test setup is that the power
loss is created by both switching and conduction loss in both transistors and
diodes. Depending on the chosen stress conditions, the focus can be on IGBTs
or diodes, as the sign of the current can be chosen as well as the power fac-
tor. The effective temperature stresses in converter operation are highlighted
below.
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Junction Temperature Swing
There are more degrees of freedom to vary junction temperature in such
AC power cycling to create accelerated test conditions. The reference AC
frequency of the current and the voltage can be adjusted for this purpose. In
Fig. 5.1, an example of such variation is shown for the following conditions:
Tcooling = 50 ◦C, fsw = 2.5 kHz, VDC = 450 V, ire f = 150 Apeak. Similarly, the
switching frequency can be adjusted to increase the switching loss.
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Fig. 5.1: Juncation tempertaure variation changes with fundamental frequency keeping other
parameter constant.
Average Junction Temperature
The Tavg in an AC power cycling system is adjusted using a combination of
both baseplate temperature and the electrical operating points (VDC, VAC, iL,
fre f , fsw). The baseplate temperature is controlled by using a type of cooling
system. For example, by controlling the coolant temperature in the case of
liquid cooling [3] or by controlling the heat sink temperature in the case of
air cooling [4].
5.1.2 Overview of Junction Temperature Monitoring Meth-
ods
Modern devices have a built-in NTC thermistor on top of a baseplate, which
is placed far from a chip location, hence is not able to detect the chip tempera-
ture. Thus, two major approaches, such as analytical (electro-thermal models
of devices) and physical (measurement) are used for estimating a chip tem-
perature [5]. An accurate 3D structure FEM could give an accurate tempera-
ture field, but it requires a post-processing, and often takes a long computa-
tional time [5]. In the second method, direct and indirect measurements can
be done. In a direct method, a temperature sensor can be integrated directly
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on a chip surface such as thermocouple and fibre optic (with/without tem-
perature sensor). Similarly, the temperature field can also be measured by an
IR thermal camera. However, these methods require modification on a device
packaging, which often poses functional limitations. In an indirect method,
several temperature sensitive electrical parameters (TSEPs) can be used. This
approach is more suitable to apply in converter operation. Hence, innovative
measurement methods have been introduced lately. Mainly, dynamic and
static characteristics of a PM can be utilized to find chip temperature depen-
dencies with a function of Vge, IC and forward voltage drop [6]. In dynamic
characteristics, IGBT turn-on, turn-off, peak gate current and rise time are
used where gate resistors and capacitors are dominating parameters.
In static characteristics, υce,on is used in both low-current and high-current
methods. In a low-current method, a small current runs through the device
when the converter is offline. Therefore, it has a negligible contribution to
heat-up. However, it requires a modification to the converter control, halting
normal operation for a short period of time during the measurement. On
the other hand, a high-current method introduces self-heating, if the calibra-
tion is not conducted in a short time. In addition, υce,on changes due to the
temperature gradient in series interconnection. Nonetheless, this method is
regarded as a suitable and cheaper technique in real time operation, though
maintaining accuracy and implementing while in operation are still chal-
lenging. A key benefit is that this method does not require any functional
or structural modifications in the converter. However, the measurement cir-
cuitry has to fulfil certain requirements to estimate chip temperature [7] as
listed below.
• Sensitivity: Minimum of 1mV /◦C would be best.
• Measurement accuracy: Minimum of 1 mV would be best.
• Measurement resolution: 0.61 mV.
• Calibration time: As short as possible, in the case of the P3 module
(used in this thesis) for less than 200 uS.
• Homogeneous temperature field across module during calibration.
• Ageing compensation: varies with the packaging, typically 20 mV from
normal ageing in the P3 module.
• Failure compensation: varies with the packaging mainly from bond
wire lift-off, typically 5 mV to 7 mV in the P3 module.
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5.2 Tempertaure Profile Monitoring
An IR thermography method is used because it can capture the temperature
profile across a chip and the surroundings. A new generation thermal camera
(FLIR X8400SC) with a higher resolution is used. It is able to capture frame
size up to 1280× 1024 at 1.3 million pixels. The camera has an adjustable
frame rate; up to 106 Hz at full frame and close to 3 kHz at 48× 4 window
frame.
5.2.1 IR Thermography
Thermal heat transfer by radiation follows the Stefan-Boltzman law, which in
terms of power can be expressed as:
P = εσAT4 (5.1)
Where, the ε is the emissivity which varies between 0 and 1, A is the
emitting area and T is the temperature in K. In thermography, the power
radiated from a selected area is measured by a detector. The detector collects
radiated power from an angular span determined by the optics in the device.
If no other sources of radiated power are influencing the measurements and
also the true emissivity (εt) of the surface under investigations is known, the
true temperature (Tt) of the test sample can be determined directly from the
measured power (Pm) by ignoring the geometrical details, see Eq. (5.2).
Pm = εtσAT4t (5.2)
Hence in practical measurements the ε has to be known from other sources
or has to found from calibration. For most devices, the ε is set to a given in-
put value εin either in a single detector device or in software made for an
IR camera. However, the above assumption that no other sources of power
are affecting the power measurement is rarely met, since any material above
−273.15◦C will emit some radiation. The additional contributions to the mea-
sured power is shown in Eq. (5.5).
Pm = εtσAT4t + Pair + Pre f lection (5.3)
Moreover, the intensity and thereby also the detected power may be atten-
uated by absorption (At) in the air or in the optics on the way from sample
to the detector. For simplifying, if all this absorption occurs just before the
detector, the following equation can be determined.
Pm = (1− A)(εtσAT4t + Pair + Pre f lection),
= (1− A)εtσAT4t + (1− A)(Pair + Pre f lection),
= εe f f σAT4t + Pback,true (5.4)
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This latter absorption effect will result in an effectively lower emissivity,
εe f f = (1 − A)εt, which will depend on the distance to the sample under
investigation and the optics. If the setup is fixed, and the ambient atmosphere
is kept the same, a well calibrated ε should prove it’s robustness.
5.2.2 IR-Temperature Calibration
For a given measurement, the detector will give a temperature output Tm,
which depends on the parameter input. For a well calibrated detector i.e.
the internal power measurement in the Charge Coupled Device(CCD) array
is correct, it can be assumed that the true power received by the detector Pm
as expressed in Eq. (5.1) equals the power Pm read by the detector, which is
used via Eq. (5.2) to get the Tm. Thus, the Eq. (5.5) can be realized.
Pm = εtσAT4t + Pback
(
Tair,re f lection,absin
air
optics
, distance
)
,
= = εtσAT4t +
[
Pback
(
Tair,re f lection,absin
air
optics
, distance
)]
input
(5.5)
Calibration can be done by measuring the Tt by some other means under a
well-defined steady state condition. In the following, an ideal thermocouple
(calibrated) is used to measure the true surface temperature and assumes that
the local thermocouple measurement Tc is representative of the temperature
of the surface imaged in the camera during passive heating.
By measuring pairs of Tm and Tc over the temperature range of interest,
the ε can be obtained from Eq. (5.6).
T4m =
εe f f
εin
+
(Pback,tru − [Pback]input)
εinσA
(5.6)
Where, as mentioned, it is assumed that Tt = Tc. By plotting T4m as a
function of T4c , a straight line can be obtained as shown in Fig. 5.2. If the
data does not display a straight line, it indicates that some of the assump-
tions above should be reconsidered. But, if a straight line is obtained, this
confirms the formal validity of the above analysis and also indicates that the
assumption of a constant background contribution is reasonable. The true
effective emissivity (εe f f ) is obtained from the input value εin and the fitted
slope of the line which equals the ration
εe f f
εin
. With the new correct emissivity
one or more background parameters are adjusted until the Tm agrees with the
Tc. In this later step, there is no need to adjust the absorption/transmission
setting for the air or optics in the software, because this will change the εe f f
and not just the background.
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Fig. 5.2: Calibration of IR camera and temperature to obtain correct emissivity.
5.2.3 Test Setup and Sample Preparation
The visibility of a chip area in PMs is covered by a low inductance bus bar in
a converter stack, as shown in Fig. 3.2b. Hence, the DUT is relocated outside
of a converter stack in the same test rig, see Fig. 5.3a. This allows direct
visibility on the chip area through an IR camera. Furthermore, the test setup
is interchangeable between liquid cooling, see Fig. 5.4a and an externally
controlled hot plate, see Fig. 5.4b. The later method is used during υce,on-T
calibration of a power module, up to 125◦C.
Power terminals of internal bus-bars of the open module are inclined out-
Control cabinet
Bus bar
Open module
Gate drive unit
IR camera
Converter 
power stack
Cooling unit
Auxiliary 
DC supply
(a)
Power terminals
Power terminal
Direct visible acces to the chip area
Ʋce,on measurement terminlas
(b)
Fig. 5.3: IR thermography (a) a test setup and (b) an open device under test power module.
wards, see Fig. 5.3b. A high temperature (400◦C) matte black paint is coated
with around 50 µm thickness on the top surface. The emissivity is calibrated
using the method introduced in section 5.2.2 and found 0.954 for a wide tem-
perature range starting from 25◦C to 125◦C. The suitable thickness of paint
is investigated using an IR spectrometer, details are presented in [7]. A high
voltage insulation Mylar sheet is used in between positive and negative bus
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bar for the voltage insulation.
ShowerPower 
(liquid cooling)
Power module
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Power module
(b)
Fig. 5.4: IR thermography test setup on (a) liquid cooling and (b) a hotplate.
5.2.4 Temperature Profile on a Power Module
The temperature field on a chip surface is studied in three different levels,
focusing only on a half-section of a bridge, a full-section of a bridge and a
full module. Upon increasing a window size, the frame rate is reduced and
also the temperature on the far edges of the selected window is less accurate.
Hence, the investigation is conducted on each section at a time. Fig. 5.5a
(a) A image for a full module.
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(c) Tempertaure profile on two lines.
Fig. 5.5: IR thermography on a full module.
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Fig. 5.6: Spatial tempertaure profile from corner to cornr on the LS IGBT and the HS diode.
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Fig. 5.7: Spatial temprature distribution on IGBT and diode chips.
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Fig. 5.8: Temporal temprature distribution on IGBT and diode chips.
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shows an image captured for a full size of a PM at 500 Apeak, 450 VDC and
6 Hz. Temperature profiles using two isothermal lines across the module
from left to the right are shown in Figs. 5.5b and 5.5c. In Fig. 5.5b the LS
diode/ HS IGBT are conducting, while in Fig. 5.5c, the HS diode/ LS IGBT
are conducting.
The spatial distributions of temperature on a single IGBT and diode from
corner to corner, see Fig. 5.6, are shown in Figs. 5.7b and 5.7a. Similarly, the
temporal distributions of temperature in two fundamental load cycles for an
IGBT and a diode are shown in Figs. 5.8a and 5.8b. Fig. 5.9a shows the tem-
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Fig. 5.9: IR measurement in spacial temperature distribution at 500 A peak for one section when
DDUT,H is hotter, (a) temperature field, and (b) a temperature contour.
perature field in a single section, as shown in Fig. 5.11 when the DDUT,H is
at maximum temperature. Fig. 5.9b shows the temperature gradient contour
on the corresponding surface.
Similarly, Fig. 5.10a shows the temperature field when the DDUT,L is at
maximum temperature. Fig. 5.10b shows the temperature gradient contour
on the corresponding surface.
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Fig. 5.10: IR measurement in spacial temperature distribution at 500 A peak for one section
when DDUT,L is hotter, (a) temperature field, and (b) a contour.
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5.3 Vce-Load Current Method
This method includes two major steps in estimating chip temperature. First, a
calibration of υce,on(T) is required at different load currents for varying cool-
ing temperature. Generally, a manufacturer provides characteristic curves
for 25◦C, 125◦C and 150◦C. These are typical values, which may vary largely
between the modules. Hence, the calibration of υce,on-T on each measuring
sample is required. The individual calibration also eliminated the discrep-
ancies in physical parameters from production. Nearly, 20 mV variation is
observed between four power modules for identically located chips [8]. The
second step includes a real-time υce,on measurement, when the converter is
active, but with a higher accuracy, as specified in section 4.2.
Calibration of υce,on(T)
Calibration is a process to obtain static characteristics I− υce,on(T) of individ-
ual components of a PM. As outlined in the previous section, short calibration
time is an essential requirement to avoid self-heating. Hence, two approaches
are developed to calibrate the module at the load current in converter. The
switching sequences and the current waveforms are outlined in section 3.3.
• Current-ramp method
• Current-plateau method
In a current-ramp method, the current is ramped up through the device
within 350 µs, as shown in Fig. 3.5a. Here, υce,on(T) is measured for a wide
range of Ic and T at constant DC link voltage. Whereas, in a current-plateau
method, the current is ramped up at 100 µS and maintained at a steady level,
as shown in Fig. 3.4a. Thereafter, υce,on(T) is measured for a wide range of
Ic and T. The latter method is good for calibrating at a smaller current step
in comparison to the former. In both methods, the temperature field is mon-
itored continuously and the uniform temperature field on the chip surface is
verified using an IR thermography. However, during the calibration at higher
temperature (125◦C), the surface temperature is also affected by the ambient
air flow around the open module, see Fig. 5.11, where nearly 2-3◦C variation
is observed from the IR measurement in a single half-bridge section.
Fig. 5.12 shows I − υce(T) characteristics for IDUT,H (Fig. 5.12a) and
DDUT,H (Fig. 5.12b) at 25oC to 125oC in a 5◦C and a 5 A steps. The char-
acteristics are modelled by a Shockley model together with a series resistor
as given by Eq. 5.7.
υce,on = η.VT .ln(
iC
IS
+ 1) + iC × R+Vo (5.7)
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Fig. 5.11: IR image of a single section of module during calibration at 125◦C.
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Fig. 5.12: Calibrated IV curve from 25 ◦C to 125 ◦C for (a) a high side IGBT and (b) high side
diode.
Where, η is a ideality factor and VT is a thermal voltage found as VT =
kBTj
q . iC, IS and Vo are collector current, saturation current and offset voltage
respectively. The model is fitted using Newton-Raphson iteration to measure
the internal resistance from the static characteristics.
From those characteristics, a voltage and temperature dependency is shown
for a high side IGBT, see Fig.5.13 and for a high side diode, see Fig. 5.14. For
both components, the voltage and the temperature dependency for both NTC
and PTC region is separated. The cross-over current from NTC to PTC for
the diode chip is much higher, close to 416 A and for the IGBT chip, close to
215 A in the used PM.
Using the calibrated curve, as shown in Fig.5.13 and 5.14, the current
dependencies temperature calibration factor (K-factor) (◦C/mv) is formu-
lated [9]. The K-factor is used to transform the load information to the tem-
perature in converter operation. The K-factor is formulated as follows,
K-factor =
(TH − TL)
(υce,on,H − υce,on,L) (5.8)
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Fig. 5.13: Voltage and temperature dependency for a high side IGBT.
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Fig. 5.14: Voltage and temperature dependecy for a high side diode.
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Where, υce,on,H and υce,on,L are calibrated on-state voltage for the high chip
temperature TH and for the low chip temperature TL correspondingly. The
turn on time is limited to 140 µs to avoid a rise in temperature from self-
heating. The rise in temperature is also monitored by using the IR camera
during the calibration. For 200 µs turn on time the rise in temperature on the
chip surface is observed as less than 0.5◦C [7]. In addition, taking the voltage
difference at two different temperatures for the same current further reduces
the effect of self-heating. Here, the temperature sensitivity shall be updated
using recalibration after a certain degradation level, which depends on the
load applied. Figs. 5.15 and 5.16 show the K-factor for IDUT,H and DDUT,H .
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Fig. 5.15: Current and temperature dependency (K-fcator) for high side IGBT at (a) NTC current
and (b) PTC current.
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5.3.1 Real Time Measurement
The real-time υce,on measurement technique is presented in chapter 3. Fig.
5.17a is shown for current and forward voltage drop measured at 500 APeak
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and at 6 Hz frequency for a single cycle.
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5.3.2 Estimating Temperature in a Converter Operation
During a converter operation, the υce,on is monitored continuously with 2-
3 mV accuracy. The K-factor is used to obtain chip junction temperature
from the TSEPs as given in Eq. (5.9).
Tavg,j = Tre f + Tcor + K(υce,meas − υre f (Tre f ) + ∆υerr) (5.9)
Where, Tre f is the reference temperature used for the calibration (in this
case 25◦C), υre f is the on-state voltage at Tre f and Tcor/∆υerr are corrections
for the calibration approach.
5.3.3 Correction Parameters
The temperature estimation process involves two major steps, calibration and
loading where dynamics of the temperature profile differ from each other.
Two correction parameters are introduced, Tcor/∆υerr to compensate the er-
ror. Tcor is the heat up during calibration, see Fig. 5.18, which has to be added
to the reference temperature. The effect is negligible for turn on time 140 µs
in the current-plateau method. The temperature error during calibration is
verified based on simple 1D finite difference approach which is validated us-
ing a full FEM and IR thermography. Eq. (5.10) introduces the equation used
for estimation of temperature increase:
δT = δT(to) +
∫ t1
to
qg − qc
cpνρ
dt (5.10)
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5.3. Vce-Load Current Methodfunction of number of cycles. This is implemente  into 
the electrostatic simulation on the geometry in Figure 2. 
Simulations of the electrostatic potential are carried out 
using a finite element approach based on COMSOL mul-
tiphysics. 
The equations needed to be solved are the general 
electrostatic problem and the convection-reaction-
diffusion equation for the temperature field: 
 
 ?⃗? = −∇𝜙, (6) 
 
 
𝜕
𝜕𝑡
𝑞(𝑟 , 𝑡) + ∇⃗ ⋅ (𝑘∇𝑇(𝑟 , 𝑡)) = 𝜌𝑐𝑝
𝜕
𝜕𝑡
𝑇(𝑟 , 𝑡), (7) 
 
where ?⃗? /𝜙 are the electrostatic field and potential, re-
spectively, 𝑞 is the heat flux, 𝑘 is the heat conductivity, 𝜌 
is the density, and 𝑐𝑝 is the pressure specific heat capaci-
ty. These equations are ideal for an FEM based approach 
which reduces the problem to specifying proper boundary 
conditions. In all cases the device backside is simulated 
with a Von Neumann boundary condition to represent di-
rect water cooling [13]. All other external faces are re-
garded as thermally isolated. 
 
 
 
Figure 2: Illustration of power module geometry with 
regions included in the LS device electrical calculations 
highlighted. Units are in [mm]. 
 
Primarily four problems are considered, effects on on-
state voltage from: (1) calibration heat-up, (2) inhomoge-
neous temperature field compared to calibration condi-
tions, (3) degradation of interconnects, and (4) change of 
thermal impedance. 
4 Results 
4.1 TSEP monitoring correction 
Online temperature estimation from TSEPs is carried out 
from a steady state calibration procedure. This gives two 
clear errors – calibration heating and inhomogeneous 
fields in real application. 
Calibration heat-up depends primarily on two parame-
ters: calibration time and peak current. The mean temper-
ature will cause a shift as well, but this will merely 
change the slope of the heat-up curve. In Figure 3 exper-
imental values obtained using IR thermography is com-
pared to a simulated curve: 
 
 
Figure 3: Calibration heat-up error on DUT HS IGBT. 
The asterisk indicates experimental values obtained by 
IR thermography and the solid curves are simulated.  
 
The heat-up calibration test presented in Figure 3 is car-
ried out in the advanced active power cycling setup [11]. 
The calibration current is raised to 800𝐴 as quickly as 
possible (𝜇𝑠) and is afterwards allowed to drop together 
with the capacitor and inductor bank of the system. The 
current drops almost linearly and after 10𝑚𝑠 the current 
is 100𝐴. Chip surface temperature is measured using IR 
thermography on an open module painted black. The sim-
ulated heat-up curve is obtained by using a standard linear 
thermal network, see [16], where the thermal impedance 
values are obtained from FEM simulation on the geome-
try depicted in Figure 2. 
With regards to the effect from non-homogeneous 
temperature fields linear thermal networks are no longer 
sufficient. To incorporate the effect from the local tem-
perature a full 3D electro-thermal simulation need to be 
carried out. In Figure 4 the difference in 𝑉𝑐𝑒  between 
steady state conditions and an inhomogeneous tempera-
ture field is presented at various temperature differences 
(𝑑𝑇) from hot spot to edge at several currents and varying 
mean temperature. To achieve these conditions the load 
profile is varied while maintaining within standard test 
specifications. 
 
 
 
Figure 4: Δ𝑉𝑒𝑟𝑟  from inhomogeneous chip temperature. 
Fig. 5.18: Calibration heat-up error on hig side IGBT for different turn-on time. The asterisk
indicates experimental values measured by IR thermography and the solid curves are simulated,
from [10].
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Fig. 5.19: ∆υerr at different current and ∆T on a IGBT.
Where, qg is the generated heat by the current load, qc is the heat dis-
sipating away from th chip, and cpνρ re material/ geometry parameters.
The heat dissipation is calculated using direct copper bonded (DCB) ther-
mal impedance and capacitance. Generated heat is derived from a Shockley
model with a series resistor, see Eq. (5.7), in order to remove the contribution
from interconnections its’ contribution is subtracted. Another major correc-
tion parameter is ∆υerr.
∆υerr is the correction in forward voltage from a homogeneous tempera-
ture field to inhomogeneous field. This correction depends on the difference
in chip temperature from center to edge, see Fig. 5.9-b. Fig. 5.19 shows ∆υerr
as a function of current, temperature at different ∆T obtained from a full
FEM imulation.
Fig. 5.20 shows the rise in interconnection resistance as a function of tem-
perature, which is obtained from the static calibration. A Shockley together
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Fig. 5.21: Estimated Tavg,sp from υce-Ic method and IR thermography at 500APeak for IDUT,H .
with a resistor model, see Eq. (5.7), is used. The forward temperature coef-
ficient is 0.0042/K, which is close to the temperature coefficient for Al. This
confirms that the total resistance is mainly contributed by bond wires and
chip metallization. The total resistance to use for the correction parameter is
6.27e−6 Ω/K. The resistance may change for different modules, hence a cali-
bration is must for each power module. A typical value of Rint per section is
0.25mΩ at 25◦C from the manufacturer. This is close to the measurement and
FEM simulations [7]. On-state voltage correction from homogeneous to inho-
mogeneous temperature distribution is also obtained using FEM simulations
under required circumstances, deriving from on-state voltage, and compared
to an homogeneous case.
5.3.4 Results
Fig. 5.9 shows the spatial temperature field (Tj,sp) measured from the IR
thermography, when DDUT,H and IDUT,L are at maximum temperature in the
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first section of DUT. The spatial temperature variation along a diagonal on
IGBT and diode chips are shown in Fig. 5.7 at maximum temperature. The
Tavg,sp measured with the IR camera and the estimation from υce- load current
method are shown in Fig. 5.21 for IDUT,H when the current is at peak. Table
5.1 gives temperature measurements at different Ic at peak for 6 Hz output
frequency and at corresponding tabulated baseplate temperatures for IDUT,H .
Similarly, the peak temperature variation for the IGBT at 6 Hz to 20 Hz load
Table 5.1: Temperature measurement from υce,on-load current and IR thermography (The peak
temperature shown in table reaches nearly after 20ms of current peak)
Current Proposed
method
IR thermography on IDUT,H
Ic,peak Test Tbaseplate Tavg Tmax Tmin
(A) (◦C) (◦C) (◦C) (◦C) (◦C)
500 100 88 99.5 102.6 92.9
450 81 71 79.6 82 74.8
400 110 101.6 110.4 113.7 104.5
350 88 82 89 92 85
frequencies are compared to the estimated die temperature based on υce,on
and FEM simulation and shown in Fig.5.22 [9]. The peak temperatures are
very close.
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Fig. 5.22: A comparison of peak temperature between measured and simulation, from [9].
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Chapter 6
Wear Out of Power Modules
Wear out is a process of material fatigue due to both electrical and environ-
mental loadings. The loadings create temperature oscillations, which causes
thermo-mechanical fatigue due to material expansion and coefficient of ther-
mal expansion (CTE) mismatch [1]. This directly affects the module packag-
ing especially the interconnects: solder joints, bond wires and metallization.
Usually information after catastrophic failure events is lost. Hence, in or-
der to investigate the degradation process, the power modules are subjected
to different numbers of loading cycles and their post test characterization
with the online measurement are assessed. This chapter presents the ageing
monitoring for four power modules that are subjected to A-TC for differ-
ent numbers of cycles. The monitoring strategies for advanced power cy-
cling/converter operation are presented. Also a data evaluation method to
separate wire degradation and solder degradation are presented.
6.1 Wear Out Monitoring
The wear out on power modules is monitored using three strategies: static
calibration, offline characterization and real time monitoring as given in Fig.
6.1. The I-V characteristic of each power module is measured after nearly 24
hours of operation by halting and allowing sufficient time for natural cooling.
The static calibration is conducted at different cooling temperatures and
current levels. This test shows a rise in υce,on caused by a rise in internal re-
sistance from material degradation mainly in bond wires, metallization, and
Cu during the test. The offline characterization at constant temperature is
carried out for every 5 min of operation, where the interconnections ageing
is perceived as a function of the number of cycles.
In real time measurement, ageing parameters are monitored in every
switching cycle without interruption of the converter operation. This mea-
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Offline characterization: Normal operation
Ageing monitoring strategies 
Calibration at 
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(nearly after 24 
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Thermo-mechanical 
fatigue
On-state forward resistance Power module degradation
Fig. 6.1: Ageing monitoring strategies on power modules in a converter.
surement demonstrates the effects caused by thermo-mechanical induced fa-
tigue in PMs.
Fig. 6.2 shows an I-V curve measured at 80◦C and Vge at 15 V for an
IGBT and diode. In the offline characterization process, the measurement is
conducted at one test temperature level, while in real-time, the measurement
is routinely-done as described in the previous chapter 5. In real-time mea-
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Fig. 6.2: An offline IV charctarization for (a) a low side IGBT, and (b) a low side diode at 80 ◦C.
surement, υce, υFD and the corresponding iC are measured at the center of
a PWM pulse. Hence, the measurements are not affected by the transients
during the settling time required by the circuit and packaging of a power
module [2]. The measurement routine is illustrated in [2], where the online
measurement is routinely-done at every 5 minutes of operation to reduce the
amount of data to be processed. During one measurement, the υce, iL, and
the corresponding Tcooling are sampled and recorded for 2.5 load cycles. The
measurements of current, the corresponding υce, and the υFD for the whole
life and a zoom in image for one-cycle are shown in Fig. 6.3.
66
6.1. Wear Out Monitoring
-1000
0
1000
0
2
0
2
iL [A]
ce [V]
ce [V]
Current
High  side
Low  side
-900
0
900
0
2
0 0.08 0.16
0
2
IDUT,H DDUT,H
IDUT,LDDUT,L
Time [s]
iL [A]
ce [V]
ce [V]
236Hr
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6.1.1 Separating Degradation Mechanisms
As shown in Fig. 4.1, the rise in υce is affected by thermo-mechanical degra-
dation in wires, metallization and solder layers. The degradation can be
realized by continuous measurement of the falling and rising sides of the si-
nusoidal current. Although the measurement is conducted for a full cycle,
the rise in voltage can be analysed at one current level. Any measurement
point could in principle be chosen except at the crossover current, where the
behaviour of the IGBT and FWD changes from NTC to PTC. Here 900 A is
chosen for investigation. Table 6.1 presents the sampling points for analysis
and the corresponding active components as shown in Fig. 6.4. By comparing
the forward voltage υce/υFD at point P1+ and P2+, one obtains an indication
of the thermal response of the active components, and similarly at P1− and
P2−. The wear out of the tested modules is demonstrated using the υce/υFD
evolution at P1+/ P1−. For this analysis, a reference voltage VPre f is obtained
from the average of the initial 100 healthy current cycles, as given in Eq. (6.1).
The average voltage of the first 100 cycles is 2.35 V with a standard deviation
below 0.13 mV for the sample PM1. Eq. (6.2) measures the wear of the DUT
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Table 6.1: THE ACTIVE COMPONENTS and THEIR SAMPLING.
Positive half
cycle
Negative half
cycle
P1+ (Rising) P2+ (Falling) P1− (Rising) P2− (Falling)
IGBT IDUT,H(Vce,P1+) IDUT,H(Vce,P2+) IDUT,L(Vce,P1−) IDUT,L(Vce,P2−)
Diode DDUT,L(VFD,P1+) DDUT,L(VFD,P2+) DDUT,H(VFD,P1−) DDUT,H(VFD,P2−)
1+ 2+
ce,P1+
1- 2-
ce,P2+
FD,P1+ FD,P2+
FD,P1-
FD,P2-
ce,P1- ce,P2-
C
Fig. 6.4: Observation points are chosen at 900 A for studying wear out process in IGBT modules.
by displaying ∆V1. The change in thermal response is similarly measured re-
garding the increase in forward voltage from P1+/ P1− to P2+/ P2−, namely
∆V2 as given in Eq. (6.3). It is expected that the module will display a slow
steady wear in the beginning of the testing followed by an accelerated wear
closer to the end of life.
VPre f =
1
N
100
∑
i=1
VP1(ni), (6.1)
∆V1(n) = VP1(n)−VPre f , (6.2)
∆V2(n) = VP2(n)−VP1(n), (6.3)
Where, n is the number of cycles.
Considering half a fundamental cycle, the temperature cycle is expected
to follow the current cycle because of the electrical power dissipation [3]. The
temperature rise has a delayed response due to the thermal time constant in
the system. As a result, the υce is higher at P2+/ P2− at the same current,
regardless of the material degradation.
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6.2 Wear Out Test Case
6.2.1 Test Strategies
The converter operating parameters are listed in Table 6.2 to generate A-TC.
Four modules are power cycled for different numbers of cycles and stopped
at different times. PM1 is tested continuously until it fails, which is after
5.1 MC of operation. This test is regarded as a threshold to designate the
number of test cycles for the other modules under similar stress and loadings.
The whole test is summarized for all modules in Table 6.3. Three PMs (PM2,
Table 6.2: CONVERTER OPERATING PARAMETERS
Symbol A-TC parameters Offline
VDC 1000 V 1000 V
VDUT 257 Vrms 257 Vrms
iL 922 Apeak 890 Apeak
θ 2.7 Rad -
Fout 6 Hz -
FSW 2.5 kHz -
C 4 mF 4 mF
L 380 µH 380 µH
Tcooling 80± 0.5◦C 80± 0.5◦C
PM3, PM4) are stopped cycling long before than their end of life, hence were
still regarded as operational.
Cooling Temperature Variation
Fig. 6.5 shows the average water temperature Tcooling,m measured on each
fundamental cycle for all power modules. The test setup is kept in a closed
room, where the ambient temperature varies periodically during day and
night. As a result, the converter cooling temperature deviates approximately
±0.5◦C from the reference temperature. Furthermore, in the initial test pe-
riod of PM1, the Tcooling dropped approximately 0.5◦C. This is influenced by
an open heat exchanger in the setup. The exchanger is used to control the
Tcooling through a liquid circulating pipe. Later, the exchanger was separated
by a wall to divert the hot air which reduced the temperature fluctuations
significantly in the other three tests.
69
Chapter 6. Wear Out of Power Modules
Table 6.3: POWER MODULE SAMPLES USING THE TEST SYSTEM FOR WEAR OUT TEST.
Power
Module
Number of cy-
cles
Status Bond wire lift-off
0 (PM0) 0 cycle Operational No
1 (PM1) 5103000 cycle Critical fail-
ure
All sections damaged
2 (PM2) 4500000 cycle Operational No
3 (PM3) 3526200 cycle Operational Section 1 diode HS wire 1 and 8
section 3 diode LS wire 6 to 10
Section 4 diode LS wires 8 to 10
4 (PM4) 2512800 cycle Operational No
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Fig. 6.5: Liquid cooling temperature variation during the wear out test of four power modules.
6.2.2 Wear Out Monitoring Results
A summary of the υce,on rise in the failed module for IDUT,L and DDUT,L
measured using three strategies (see 6.1) at 80± 1 ◦C cooling temperature
are demonstrated in Fig. 6.6.
In the calibration and the offline characterization methods, the power dissi-
pation is minimal in comparison to the normal operation, hence the voltage
drop is lower. However, a trend of rise in voltage due to ageing is similar
irrespective of the measurement methods. Fig. 6.6 includes the evolution in
voltage in both rising and falling sides of the sinusoidal current, where the
voltage is higher on the falling side because of a higher chip temperature,
resulting in a bigger thermal resistance.
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Fig. 6.6: Ageing measurement using three strategies: calibration, offline characterization, and
normal operation for LS IGBT and diode at 900 A, 80± 1 ◦C.
The on-state voltage evolution and ∆V1 for IDUT,H are shown in Fig. 6.7a.
Similarly, Fig. 6.7b shows the on-state voltage evolution and ∆V1 for DDUT,L.
Figs. 6.6-6.9 show the variation in conduction voltage drop for A-TC mod-
ules at similar working conditions as presented in Table 6.2. The difference
in off-set of the forward voltage observed between the test modules may be
appeared from the variations in the module production. The initial on-state
υce,on varies by nearly 20 mV to 30 mV in both HS and LS IGBTs. How-
ever, it is clear from ∆V1 in Figs. 6.7a and 6.7b, that the voltage rise follows
a similar trend with a number of cycles. Similarly, HS and LS diodes have
20 mV variation between the four modules. Fig. 6.7b shows the change in
∆V1 for DDUT,L, which also shows that the increased offset does not indicate
potential early failures. In Fig. 6.7b, the υFD increases significantly between
4 MC and 5 MC giving an indication of a large change in resistance of PM1.
The voltage drop was increased by 135 mV just before the explosion, which
is nearly a 7 % rise in the initial voltage drop. The υce,on on the LS IGBT is
also increased by nearly 20 mV, which is close to a 1 % rise indicating the
IGBT did not fail initially. Step increments in υFD are observed after 4.5 MC
cycles of operation, indicating a possible bond wire lift-off during the opera-
tion. Nearly, 7-10 mV step increments are witnessed for the LS diode of PM1.
This is consistent with the micro-sectioning results presented in Chapter 7.
Here, the bonded interfaces were identified as clear weak spots in the mod-
ule geometry, and several lifted or delaminated wires were observed. Fig. 6.8
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Fig. 6.7: Power cycling at a cooling tempertaure at 80 ◦C on DDUT,L.
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Fig. 6.8: On-state υce,on comparing IDUT,H (Vce, P1+) and (Vce, P2+ at 900 A.
demonstrates the on-state voltage evolution at P1+ and P2+ on IDUT,H . Fig.
6.9a demonstrates the ∆V2 for IDUT,H and DDUT,H respectively as described
in Eqs. (6.2) and (6.3). Similarly, Fig. 6.9b demonstrates ∆V2 for IDUT,L and
DDUT,L. Fig. 6.9 shows the thermal response of the HS and LS components
of the module. The sample with a mean value above the others appear to
be the same sample displaying a higher variation in baseplate temperature
in the cooling, see Fig. 6.5. This could indicate the difference in cooling con-
ditions. The amplitude of oscillations appears on the scale of 5-8 mV, which
is expected to be due to the standard noise during the measurement. The
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6.2. Wear Out Test Case
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Fig. 6.9: Power cycling at a cooling tempertaure at 80 ◦C and at 900 A.
lack of change in thermal response shows that the solder is not degrading
on a large scale, which changes the signal above the standard deviation. The
reason for this is also proven in [4] where a four point probing is to single
out degrading elements.
6.2.3 Rise in Interconnection Resistance
The interconnection resistance represents a total equivalent resistance during
turn-on. This is contributed by interconnects such as copper terminals, bond
wires, chip metallization, and chip solder. A Shockley together with a resistor
0 500 1000 1500 2000 2500 3000 3500 4000 4500 5000
1.2
1.22
1.24
1.26
1.28
1.3
1.32
1.34
1.36
1.38
1.4
Number of cycles [e3]
R i
nt
 
[m
Ω
]
 
 
5.1*106
4.5*106
3.5*106
2.5*106
(a) LS IGBT.
0 500 1000 1500 2000 2500 3000 3500 4000 4500 5000
0.7
0.72
0.74
0.76
0.78
0.8
0.82
0.84
Number of cycles [e3]
R i
nt
 
[m
Ω
]
 
 
5.1*106
4.5*106
3.5*106
2.5*106
(b) LS diode.
Fig. 6.10: Rise in interconnection resistance from progressive degradation of materials in a mod-
ule.
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model is used and is fitted using Newton-Raphson iteration to the resistance
from the calibration, given by Eq. (5.7) in chapter 5. Fig. 5.20 shows a
change in the resistance as a function of calibrated temperature. Using this
model, the temperature coefficients found were 0.0042/K, which is close to
the coefficient for Al. This suggests that the resistance is mainly contributed
by bond wires and metallization. From the repetitive calibration conducted
at different lifetimes, the evolution in Rint is extracted. Especially, in the LS
diode, the Rint is increased largely as expected from the υce,on measurement.
The resistance is increased by nearly 7.8 % from the calibration conducted at
5 MC, which failed at 5.1 MC.
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Chapter 7
Physics of Failure Analysis of
Power Modules
Understanding of physics behind given failures of power modules is impor-
tant to optimize a reliability oriented design [1], [2]. Generally, failure in-
vestigations are conducted on damaged components, rather than the process
itself destroying the components catastrophically [3], [4]. Hence, the inves-
tigation of degradation evolution in power modules prior to a catastrophic
failure yields the possibility of enhancing a lifetime estimation model and
improving the present design of the component layout [5].
In this chapter, post-mortem investigations of A-TC power modules sub-
jected to different numbers of load cycles are presented. The brief results
obtained from two approaches: four-point probing and micro-sectioning are
presented [5], [4]. Four-point probing is used to characterize the A-TC mod-
ules in a non-destructive manner, whereas micro-sectioning is used for analysing
wire/chip interface and bond wire degradation. This investigation also en-
sures the validity of online monitoring in operation, presented in chapters 4
and 6.1. The post-mortem measurement methods and the test setup prepa-
rations are already discussed in the thesis [6] and also included in the pa-
pers [5], [4].
7.1 Four-Point Probing
Four-point probing is a common technique for high resolution measuring
of local electrical properties in semiconductor chips, as well as fracturing
or degradation in various conducting structures [5], [7], [8]. The concept is
based on having two current carrying terminals attached to the sample, while
placing two probes in between for measuring the potential difference across
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the region of interest. The different measurement schemes are shown in Fig.
7.1. All measurements are performed by applying a current from 0 to 5 A in
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY 2
IGBT Diode
THS
TLS
Tout
Fig. 1. Image of a single section of the IGBT module. HS and LS denotes
which side would be the high and low side in the section if placed in the
power cycling setup. T denotes the section terminals.
[13], respectively. To ensure the relation between the change
of electrical parameters and degradation as well as failure
mechanisms a few selected studies of the metallization and
the wire/chip interfaces were carried out using scanning
electron microscopy (SEM) and micro-sectioning approach
combined with optical microscopy [15].
A. Power Cycling
A standard H-bridge topology with the device under test
(DUT) placed on one leg and the control units on the other
is used as a power cycling setup. The control side delivers
a sinusoidal current load to the DUT with a fundamental
frequency (fout) of 6Hz and a peak current (Itot) of 922A.
Meanwhile the IGBT switching frequency (fsw) is maintained
at 2.5kHz under a DC link voltage of 1000V . For further
detail, see [16].
Six modules are subjected to a different number of
cycles, see Table II. The modules were removed from the
power cycling setup at selected number of power cycles
corresponding to the estimated lifetime. As described in
[16] this is done by monitoring the changes in the forward
voltage. The observed increase in the voltage due to module
wear-out is also one of the motivations for the four-point
measurements as it could single out the primary degrading
elements.
The subscripts in the sample numbering in Table II denotes
TABLE II
IGBT MODULE SAMPLES REGARDED.
Name # cycles [e6]
ANew 0
B25% 1.3*
C50% 2.5
D70% 3.5
E90% 4.5
F100% 5.1
the approximate state in the lifetime curve. F100% represent
sample run until catastrophic failure. It needs to be noted that
B25% was stressed under different conditions compared to
other samples. The temperature of the cooling water was not
monitored during operation and early changes in the on-state
voltage were observed. Therefore, this sample is not directly
comparable to other samples, but it is still included in the
work to investigate the potential cause of the early observed
changes.
B. Four-Point Probing
Four-point probing is a commonly used way for measuring
electrical properties of semiconductor chips, as well as
fracturing or degradation in various conducting structures
[13], [17], [18]. The concept is based on having two current
carrying terminals attached to the sample while placing two
probes in between for measuring the potential difference
across the region of interest. This method eliminates any
resistance contributions from the probe and enables high
resolution measurements of the local resistance.
All measurements are performed by applying a current
from 0 to 5A in steps of 0.4A to the section terminals.
The relatively low current is chosen to limit electro-thermal
heating of the samples. Sample temperature is controlled
by Peltier elements combined with a data acquisition card
and software based on the proportional-integral-derivative
(PID) approach. PID is a commonly applied algorithm for
controlling e.g. the temperature in a system from a signal
control loop. The measurements are carried out using tungsten
probes designed for electrical investigations and attached to
µm resolution XYZ stages allowing high precision in the
positioning. The details of the entire setup and concept are
presented in [13].
The different measurement schemes are illustrated in
DCB
Semiconductor chip
Bond wires
DC powersupply
A
V
Chip solder
(a) Placement of current carrying wires and
probes positioning on the section terminals.
V
ChipsChip solder
(b) Measurements across
metallization, semiconduc-
tor chips, and solder.
Bond wires
l1
l2
V1V2
(c) Bond wire measure-
ments.
Fig. 2. Illustration of the different probing configurations.
Figs. 2a-c. Fig. 2a illustrate the first approach utilized where
the potential difference is measured between the terminals.
According to the section illustrated in Fig. 1 one can carry
out the measurements on the HS and LS IGBT and the
(a)
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power cycling setup. T denotes the section terminals.
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mechanisms a few selected studies of the metallization and
the wire/chip interfaces were carried out using scanning
electron microscopy (SEM) and micro-sectioning approach
combined with optical microscopy [15].
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(DUT) placed on one leg and the control units on the other
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frequency (fout) of 6Hz and a peak current (Itot) of 922A.
Meanwhile the IGBT switching frequency (fsw) is maintained
at 2.5kHz under a DC link voltage of 1000V . For further
detail, see [16].
Six modules are subjected to a different number of
cycles, see Table II. The modules w re emoved from the
power cycling setup at selected number of power cycles
corresponding to the estimated lifetime. As described in
[16] this is done by monitoring the changes in the forward
voltage. The observed increase in the v lta e due to mo ul
wear-out is also one of the motivations for the four-point
measurements as it could single out the primary degrading
elements.
The subscripts in the sample numbering in Table II denotes
TABLE II
IGBT MODULE SAMPLES REGARDED.
Name # cycles [ 6]
ANew 0
B25% 1.3*
C50% 2.5
D70% 3.5
E90% 4.5
F100% 5.1
the approximate state in the lifetime curve. F100% represent
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B25% was stressed under different conditions compared to
other samples. The temperature of the cooling water was not
monitored during operation and early changes in the on-state
voltage were observed. Therefore, this sample is not directly
comparable to other samples, but it is still included in the
work to investigate the potential cause of the early observed
changes.
B. Four-Point Probing
Four-point probing is a commonly used way for measuring
electrical properties of semiconductor chips, as well as
fracturing or degradation in various conducting structures
[13], [17], [18]. The concept is based on having two current
carrying terminals attached to the sample while placing two
probes in between for measuring the potential difference
across the region of interest. This method eliminates any
resistance contributions from the probe and enables high
resolution measurements of the local resistance.
All measurements are performed by applying a current
from 0 to 5A in steps of 0.4A to the section terminals.
The relatively low current is chosen to limit electro-thermal
heating of the samples. Sample temperature is controlled
by Peltier elements combined with a data acquisition card
and software based on the proportional-integral-derivative
(PID) appro ch. PID is a commonly applied algorithm for
controlling e.g. the temperature in a system from a signal
control loop. The measurements are carried out using tungsten
probes designed for electrical investigations and attached to
µm resolution XYZ stages allowing high precision in the
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Figs. 2a-c. Fig. 2a illustrate the first approach utilized where
the potential difference is measured between the terminals.
According to the section illustrat d in Fig. 1 one can carry
out the measurements on the HS and LS IGBT and the
(b)
Fig. 7.1: Illustration of the different probing configurations for (a) measuring on the section
terminals, and (b) bond wire measurements, from [9].
steps of 0.4 A to the section terminals. The details of the measurement are
presented in [5].
Only selected sections are used to conduct the four-point probing ap-
proach. It was clearly observed that the HS and LS of the modules are de-
graded differently. This is in accordance with the temperature field experi-
en e by the HS and LS, see [10]. It was foun that the LS diodes xperien e
higher th mal stresses affecting th bond wires and failed initially as pre-
sented in chapter 6.1.
7.1.1 Four-Point Probing Results
Measurements conducted through the terminals to the chip surface shows
a gradual rise in differential voltage for the HS diode and the LS diode as
shown in Fig 7.2. In the LS diode, maximal change is observed for PM2.
This rise in voltage with increased power load can be related to either solder
degradation, metallization reconstruction, or production variation [9].
The bond wire degradation is observed by monitoring a current distribu-
tion in ten wires in all sections of the power modules. The current is well
distributed in the diodes except at the edge wires see Fig. 7.3a, which also
explains the similar length of bond wires. As expected from online monitor-
ing during the test, the current distribution for stressed modules in LS diodes
differed significantly from that of new modules compared to the HS diode
as shown in Fig. 7.3a. In IGBTs, central wires carry higher current for both
LS and HS, see Fig. 7.3b. However, compared with LS diodes, the current
distribution through the IGBT wires does not change in A-TC modules. Four-
point probing is conducted through metallization including chips, solder and
bond wires, and used to calculate bond wire effective resistance using bond
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4.2.3. Measurements on bonded wires
To investigate the wire degradation the current distribution
between the ten wires on each chip was measured for every sec-
tion of each module using the conﬁguration described in
Section 3.2 and shown in Fig. 2c. It was found that the current var-
ies fromwire to wire on both types of semiconductor chips, namely
on the diodes and IGBTs. The obtained dependences of mean frac-
tional currents are presented in Figs. 5 and 6, the variation in mea-
surement technique is discussed in detail in [13]. Compared to
measurements through the chips presented in Sections 4.2.1 and
4.2.2 the measurement variation across the wires is much more
stable.The variation error observed in current distribution is below
5% indicating the variation in bond voltage drop is in the lV
regime. The reason for this increase in measurement resolution is
the quality of the bonding process, as well as reduced thermal
effects during measurements.
For the diodes the current is nearly equally distributed except
for the outermost (edge) wires, see Fig. 5a and b. Nearly equal cur-
rents running through w29 can be explained by the exactly equal
distances between the bonded wires while w1;10 located at the
edges can posses slightly larger surface areas thus providing condi-
tions for higher local currents. It is observed that for the HS diodes
the current distributions for the stressed modules are very similar
to that of the new module except for the D70%. However, if one
removes the current values of S1 from the D70% distribution, then
the curve coincides very well with the new module curve. The
large effect on the mean current distribution in D70% from S1 is
due to the lifted wires that is speciﬁed in Table 3. For the LS the
current distributions for the wires of the stressed modules differ
signiﬁcantly from those of the new module. This indicates that
there is a signiﬁcant degradation of the wires or wire bonds of
the LS diodes.
For the IGBTs it is observed that the current distribution follows
the spacing of the wires on the metallization surface as shown in
Fig. 1b. One can split the wires into two groups: edge located (1–
3 and 8–10) and center (4–7). It is seen in Fig. 6 that the central
wires exhibit slightly higher fractional current for both LS and HS
IGBT. Contrary to the LS diodes, the current distribution through
the IGBT wires does not change with increasing number of power
cycles.
4.2.4. Resistance of wire bonds
Resistance through the wire bonds is measured for both the
diodes and IGBTs. The obtained dependences of effective resistance
(difference in resistance between the cycled and new module for
the given wire) are shown in Figs. 7 and 8 for the diodes and
IGBTs, respectively. It is observed that the wire resistance of the
stressed modules for both the diodes and IGBT’s has a small
increase (on the scale of mX) compared to the new module except
for the LS diodes (see Fig. 7a). S1 of module D70% was excluded from
the analysis of the HS diodes due to the visually observed numer-
ous wire lift-off. For the LS diodes the increase in resistance for the
stressed modules is signiﬁcant, especially for the central wires. It is
necessary to mention that the increase of DR for LS diodes of mod-
ule D70% is mostly related to S3 which gives a few times higher val-
ues compared to other sections. Therefore, the dependence for
module D70% is presented without S3 and the data for this section
are shown separately. For the HS diodes, C50% shows higher wear
of wire bonds with number of cycles compared to other samples.
However, as follows from the dependences presented in Figs. 5
and 7b, the degradation is very similar to all wires, i.e. almost inde-
pendent of the bond location on the chip.
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guidance.
K.B. Pedersen et al. /Microelectronics Reliability xxx (2015) xxx–xxx 5
Please cite this article in press as: Pedersen KB et al. Degradation mapping in high power IGBT modules using four-point probing. Microelectron Reliab
(2015), http://dx.doi.org/10.1016/j.microrel.2015.05.011
Fig. 7.2: Differential voltage as function of current measured from terminal to me allizati n f r
the (a) LS and (b) HS diodes, for a fresh and active thermal cycle power modules, see [9].[In
legend Anew: fresh module, C50%: 2.5 MC, D70%:3.5 MC, E90%:4.5 MC]
4.2.3. Measurements on bonded wires
To investigate the wire degradation the current distribution
between the ten wires on each chip was measured for every sec-
tion of each module using the conﬁguration described in
Section 3.2 and shown in Fig. 2c. It was found that the current var-
ies fromwire to wire on both types of semiconductor chips, namely
on the diodes and IGBTs. The obtained dependences of mean frac-
tional currents are presented in Figs. 5 and 6, the variation in mea-
surement technique is discussed in detail in [13]. Compared to
measurements through the chips presented in Sections 4.2.1 and
4.2.2 the measurement variation across the wires is much more
stable.The variation error observed in current distribution is below
5% indicating the variation in bond voltage drop is in the lV
regime. The reason for this increase in measurement resolution is
the quality of the bonding process, as well as reduced thermal
effects during measurements.
For the diodes the current is nearly equally distributed except
for the outermost (edge) wires, see Fig. 5a and b. Nearly equal cur-
rents running through w29 can be explained by the exactly equal
distances between the bonded wires while w1;10 located at the
edges can posses slightly larger surface areas thus providing condi-
tions for higher local currents. It is observed that for the HS diodes
the current distributions for the stressed modules are very similar
to that of the new module except for the D70%. However, if one
removes the current values of S1 from the D70% distribution, then
the curve coincides very well with the new module curve. The
large effect on the mean current distribution in D70% from S1 is
due to the lifted wires that is speciﬁed in Table 3. For the LS the
current distributions for the wires of the stressed modules differ
signiﬁcantly from those of the new module. This indicates that
there is a signiﬁcant degradation of the wires or wire bonds of
the LS diodes.
For the IGBTs it is observed that the current distribution follows
the spacing of the wires on the metallization surface as shown in
Fig. 1b. One can split the wires into two groups: edge located (1–
3 and 8–10) and center (4–7). It is seen in Fig. 6 that the central
wires exhibit slightly higher fractional current for both LS and HS
IGBT. Contrary to the LS diodes, the current distribution through
the IGBT wires does not change with increasing number of power
cycles.
4.2.4. Resistance of wire bonds
Resistance through the wire bonds is measured for both the
diodes and IGBTs. The obtained dependences of effective resistance
(difference in resistance between the cycled and new module for
the given wire) are shown in Figs. 7 and 8 for the diodes and
IGBTs, respectively. It is observed that the wire resistance of the
stressed modules for both the diodes and IGBT’s has a small
increase (on the scale of mX) compared to the new module except
for the LS diodes (see Fig. 7a). S1 of module D70% was excluded from
the analysis of the HS diodes due to the visually observed numer-
ous wire lift-off. For the LS diodes the increase in resistance for the
stressed modules is signiﬁcant, especially for the central wires. It is
necessary to mention that the increase of DR for LS diodes of mod-
ule D70% is mostly related to S3 which gives a few times higher val-
ues compared to other sections. Therefore, the dependence for
module D70% is presented without S3 and the data for this section
are shown separately. For the HS diodes, C50% shows higher wear
of wire bonds with number of cycles compared to other samples.
However, as follows from the dependences presented in Figs. 5
and 7b, the degradation is very similar to all wires, i.e. almost inde-
pendent of the bond location on the chip.
I
F
 [A]
Δ 
V
F 
[m
V
]
1 2 3 4 5
−2
0
2
4
6
(b) Diode HS
−2
0
2
4
6
(a) Diode LS
A
new
C
50%
D
70%
E
90%
Fig. 4. Differential voltage as function of current measured from terminal to
metallization for the (a) LS and (b) HS diodes.
wn
i w
/I t
ot
1 2 3 4 5 6 7 8 9 10
0
0.05
0.1
0.15
(b) Diode HS
0
0.05
0.1
0.15
0.2
(a) Diode LS
A
new
C
50%
D
70%
E
0%
Fig. 5. The current distribution for the LS and HS diode bond wires. First axis shows
wire numbering as explained in Section 2. Second axis presents fractional current,
i.e. the ratio of the current going through the wire to the total current applied to the
device. The lines connecting the experimental dots are presented only for visual
guidance.
K.B. Pedersen et al. /Microelectronics Reliability xxx (2015) xxx–xxx 5
Please cite this article in press as: Pedersen KB et al. Degradation mapping in high power IGBT modules using four-point probing. Microelectron Reliab
(2015), http://dx.doi.org/10.1016/j.microrel.2015.05.011
(a) The current distributio for LS
and HS diode bond wires.
4.2.5. SEM investigation of metallization
In Fig. 9 SEM images of the chip metallizations are presented.
Fig. 9a and b are surface images of the diode and IGBT chip metal-
lization from ANew. Fig. 9c and d are similar but for E90%.
By comparing Fig. 9a and c, it is clear that the metallization
layer on the diode surface undergoes strong reconstruction.
Reconstruction effects were observed on both HS and LS diodes
with no visual difference. Focused ion beam milling was carried
out on a couple of selected samples to investigate the change in
the layer structure with depth. It appears that the structure
mostly changes in the topmost 1–3 lm Al layer of the metalliza-
tion, however, sometimes the reconstruction propagates down to
the surface of the semiconductor chip through the entire metal-
lization layer. Furthermore, in all samples there is an increased
degree of degradation found at the chip center compared to the
edges. The IGBT metallization appears to be unchanged with
increase of number of cycles as can be seen from comparison of
Fig. 9b and d.
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Table 3
Wire lift-off in IGBT modules.
Module Section Observations
ANew – –
C50% – –
D70% S1 HS One bond of w1;8 and both of w27 are lifted off
S3 LS One bond of w1;6;7 and both of w810 are lifted off
S4 LS One bond of w810 is lifted off
E90% – –
F100% – Blown up
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diode of S3 is presented separately.
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wire current with a voltage drop across the wires. Here, the changes in ef-
fective resistance of bond wires on the LS and HS are presented, see Figs.
7.4a and 7.4b. It is observed that the wire resistance of the stressed modules
for both the diodes and IGBT’s has a small increase (on the scale of mΩ),
except for the LS diodes. A clear tendency of increased wear in the LS diodes
is observed, where resistance change is in Ω compared to mΩ on the HS.
The increase in the effective resistance for the A-TC modules is significant
especially for the central wires in the LS diode. The degradation pattern in
Fig.7.4a is not proportional to the number of A-TC, which is suspected to be
related to fabrication variation. This can be illustrated by excluding sample
D70% − S3, where severe damage was observed on a specific section.
Change in resistance of the IGBT chip’s wire bonds is consistent with
numbers of cycles and the degree of degradation between LS and HS of IGBT
is on the same level, see Fig.7.4b.
4.2.5. SEM investigation of metallization
In Fig. 9 SEM images of the chip metallizations are presented.
Fig. 9a and b are surface images of the diode and IGBT chip metal-
lization from ANew. Fig. 9c and d are similar but for E90%.
By comparing Fig. 9a and c, it is clear that the metallization
layer on the diode surface undergoes strong reconstruction.
Reconstruction effects were observed on both HS and LS diodes
with no visual difference. Focused ion beam milling was carried
out on a couple of selected samples to investigate the change in
the layer structure with depth. It appears that the structure
mostly changes in the topmost 1–3 lm Al layer of the metalliza-
tion, however, sometimes the reconstruction propagates down to
the surface of the semiconductor chip through the entire metal-
lization layer. Furthermore, in all samples there is an increased
degree of degradation found at the chip center compared to the
edges. The IGBT metallization appears to be unchanged with
increase of number of cycles as can be seen from comparison of
Fig. 9b and d.
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Fig. 7.4: Change in effective bond wire resistance for IGBT and diode of new and power mod-
ules subjected to different numbers of cycles, from [9].[In legend C50%: 2.5 MC, D70%:3.5 MC,
E90%:4.5 MC]
7.2 Microscopy Analysis
This section presents results obtained using microscopy analysis using two
approaches: micro-sectioning and scanning electron microscopy (SEM) com-
bined with focused ion beam milling (FIB) for A-TC power modules. The
78
7.2. Microscopy Analysis
method is used to analyse the current state of stressed power modules. The
wire/chip cross section is obtained through micro-sectioning combined with
optical microscopy, see [4].
7.2.1 Micro-Sectioning
The Micro-sectioning approach, as described in [4], is used for characterizing
the microscopical processes occurring at interfaces of A-TC modules. High
resolution images of metallization surfaces and cross-sections of interfaces
are obtained using a Zeiss 1540 Xb SEM/FIB.
7.2.2 Results
Bond Wire Degradation
Normally, heel cracks and wire lift-off are two major failure mechanisms in
wire bonds. Both are induced by thermo-mechanical stress because of CTE
mismatch and wire flexure. Wire lift-off is observed in the step rise of an
on-state voltage drop [11]. Lifting of a wire creates a domino effect, where
surrounding wires are stressed more because of a non-homogeneous current
distribution after initial lift-off. This causes an additional lift-off resulting
in a catastrophic failure at an accelerated rate [12]. Fig. 7.5 shows a cross-
sectional image of the wire and chip interface on a top side of a fresh diode.
It is seen that the stitch bonds tend to be poorly terminated on the right hand
side, which displays a possible source of fracture initiation.
A cross sectional cut of an IGBT bond wire interface from a sample sub-
3.2. SEM/FIB Investigation
SEM is applied to obtain high resolution images of
the metallization surface as well as the cros -s ction l
cuts obtained by micro-sectioning. Furthermore, by
introducing FIB milling of the metallization cross-
sectional views are obtained in very high resolution at
any position on the surface. The equipment applied is a
Zeiss 1540 XB SEM/FIB.
4. Results
4.1. Initial Observations
Using the approach described in Sec. 3 cross-
sectional views of the wire bond interface may be ob-
tained. In Figs. 2 three cross-sectional images of
wire/chip interfaces are presented. Fig. 2a shows a
stitch bond on top of a diode from ANew. On the right
hand side the bond termination is close to ideal, whereas
the left hand side displays a possible source of fracture
initiation. Similar images are presented for a stitched
bond on top of a diode (Fig. 2b) and an IGBT (Fig. 2c)
but after electro-etching. The difference in wire curve
after the stitch bonds are a clear source of unnecessary
stress. After diode bonds the wire is observed to rise
significantly steeper than at IGBT bonds. This has been
shown to directly affect wire bond lifetime[21, 22].
4.2. Bond Wire Lift-Off
In Figs. 3, 4, and 5 cross-sectional views of an end
bond interface on the LS IGBT is presented for sam-
ples C50%, D70%, and E90%, respectively. The motivation
for choosing these particular bonds are the possibility to
follow the fracture evolution. Degree of damage on LS
diodes were to significant, see [11]. On the IGBTs the
degree of bond degradation is observed to be propor-
tional to number of cycles as would be expected. Fur-
thermore, the wire propagation process seems to change
with number of cycles as well. Initially, fractures tend
to propagate between wire and metallization which is
referred to as delamination. At later stages the crack
moves intergranularly inside the wire itself combined
with transgranular fracture across certain grains. Trans-
ganular propagation is not observed to depend directly
on possible propagation paths, but more on grain type.
In the insert in Fig. 4 a transgranular fracture is ob-
served in spite of more ideal intergranular path. At a
later stage a vertical intergranular path has been pre-
ferred instead of transgranular.
(a) Wire/chip interface on diode of ANew.
(b) Wire/chip interface on diode of ANew electro-
etched.
(c) Wire/chip interface on IGBT of ANew electro-
etched.
Figure 2: Wire/chip interfaces on top of diode (a)-(b) and IGBT (c)
from a new power module (ANew).
3
Fig. 7.5: Wire/chip interface on diode of a fresh module, from [13].
jected to 4.5 MC is presented in Fig. 7.6. A clear tendency of wire lift-off
through partial wire fracturing and wire delamination is observed. The de-
lamination is observed between the wire and the metallization as normally
observed. The fracture is propagating inside the wire itself due to bond wire
fracture strength. The wire lift-off process in the modules subjected to differ-
ent numbers of cycle are presented detail in [13]. Initially, fractures tend to
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50μm
Fig. 7.6: A cross sectional cut of IGBT bond wire interface, from [14].
propagate between wire and metallization. At later stages the crack moves
inter-granularly inside the wire itself combined with trans-granular fracture
across certain ranges. Fig. 7.7 shows a wire and chip interface of end bond on
IGBT subjected to 4.5 MC highlighting a fracture area, position of the crack
tip and an trans-granular fracture [13]. The observed phenomenon of com-
Figure 3: Wire/chip interface of end bond on IGBT from C50%. The
insert illustrates the fractured area and the position of the crack tip.
Figure 4: Wire/chip interface of end bond on IGBT from D70%. The
insert illustrates the fractured area, position of the crack tip, and an
transgranular fracture.
Figure 5: Wire/chip interface of end bond on IGBT from E90%. A
large number of transgranular fractures are observed.
4.3. Metallization Reconstruction
As presented in Sec. 2 the A-TC load profile is de-
signed to stress the module diodes. Therefore, no re-
construction effects are observed on the IGBT chips, see
[11]. The diodes on the other hand are experiencing sig-
nificantly reconstruction effects.
In Fig. 6 a topographic SEM image of the diode met-
allization from ANew is presented. A flat smooth poly-
crystalline surface is generally observed on all diodes
from ANew, as would be expected.
In Figs. 7 topographic SEM images of diode met-
Figure 6: Diode metallization surface SEM images of ANew diode.
allizations from stressed devices are presented. (a), (c),
and (e) are near the LS chip edge of C50%, D70%, and
E90%, respectively. Similarly, (b), (d), and (f) are near
the chip centres. A clear difference between different
samples, and position on chip surface is observed with
an increased degree of reconstruction. No apparent dif-
ference is observed between LS and HS devices.
Figs. 8 presents cross-sectional views of the met-
allization of LS diodes of C50% and E90%. Cross-cuts
are obtained by FIB milling. The reconstruction depth
as well as extrusion effects are generally observed to
increase with number of power cycles. Clear tenden-
cies of cavity creation are observed in modules D70%
and E90% near the diode centres.
4.4. Thermal Simulations
In Fig. 9 the mean temperature (Tm) in 11 spots
across the diode diagonal is plotted with the tempera-
ture variation (∆T ). The chip centre is clearly observed
at the highest medium and peak value as would be ex-
pected. Furthermore, the ∆T is also observed to drop
nearing the chip edge. On the LS IGBT the mean bond
temperature of wires 1-5 range from 109.8 − 118.8◦C
and ∆T 24.5 − 31.7◦C with no observed reconstruction.
The plot is misleading with respect to mean junction
4
Fig. 7.7: Wire/chip interface end bond on IGBT from 3.5MC module. The insert illusartes the
fractured area, poistion of the crack tip, and and transgranular figure. from [13].
bined delamination and fracturing was observed in the majori y of samp es,
both IGBTs and diodes, subjected to a high number of cycles. Fig. 7.8 shows
an image of a lifted wire with a clear indication of the bond footprint, wire
residue from the fracture process, and discharge spots created in the final
steps of lift-off.
Metallization Reconstruction
Metallization reconstruction is a gradual ageing process affected by temper-
ature peak and variat on [12]. I parallel with bond wire degradation, the
severe diode chip metallization reconstruction was observed in A-TC power
modules. Figs. 7.9 and 7.10 present topographic images of the surface met-
allization. A clear difference between the IGBT and diode metallization is
observed. This is in accordance with the power loss distribution and on-line
monitoring. While the IGBT metallization seems unaffected after 3.5 MC, the
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80μm
Fig. 7.8: A SEM image of lifted bond wire, from [14].
10 µm
(a) A new IGBT.
10 µm
(b) 3.5MC IGBT.
Fig. 7.9: SEM images of the metallization surface of IGBT on power modules (a) for a fresh IGBT
and (b) after 3.5MC of operation on a IGBT, from [11].
10 µm
(a) A new low side diode.
10 µm
(b) 3.5MC low side diode.
Fig. 7.10: SEM images of the metallization surface of IGBT on power modules (a) for a fresh LS
diode and (b) after 3.5MC of operation on a LS diode, from [11].
81
References
diode metallization is severely reconstructed. Fig. 7.11 presents an SEM im-
age of a focused ion beam cut into the LS diode metallization. As indicated
in the image, in the later stages of its lifetime the reconstruction changes
from surface effects to creation of cavities. This will affect sheet resistance
and thereby on-state resistance. Additionally, a tendency of Si diffusion into
the metallization is observed in the sample subjected to a higher number of
cycles. There was only limited reconstruction in the IGBT chips indicating
the temperature load is not high enough to activate the reconstruction pro-
cess. The metallization reconstruction process between edge and centre of
4μm
Fig. 7.11: Diode metallization SEM/FIB cross-sectional image, from [14].
the diode chip surface is compared and presented in [13]. A significant dif-
ference is observed between center and edge and the degree of degradation
observed is proportional to the function of the number of cycles. This sug-
gests that the metallization reconstruction is a thermally induced low cycle
fatigue process.
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Chapter 8
Conclusion and Future
Perspectives
8.1 Conclusion
In a life-cycle management of power electronic devices and a full converter,
several tests starting from production to end of life are mandatory. This the-
sis proposes a measurement and field emulated characterization technique
for high power modules in the operation of a converter. This work is carried
out to optimize end of life investigation of power modules for a laboratory
as well as for field applications. Initially, a field emulated advanced power
cycling method is shown, where active thermal cycling is performed in a
normal converter operation. Normally, it is not possible to simulate real life
conditions including all stressors and also cause a failure in a reasonable
time-frame. Therefore, accelerated test conditions are employed. In A-TC,
there are more degrees of freedom to imply field emulated stress conditions
in comparison to P-TC. Furthermore, the power modules can be tested at a
nominal rated power in operation.
An online monitoring method to acquire on-state voltage and correspond-
ing load in every switching cycle of a power module is proposed and vali-
dated in normal operation. In switching operation, the voltage across the
device swings from V to kV in a power converter. There are many chal-
lenges implementing measurement during operation mainly: to protect the
measurement circuit from high voltage and to maintain the accuracy within
a 1 mV are of paramount importance. The measurement resolution in the
proposed method is 0.61 mV and the precision is less than ±2 mV even at
high ambient temperatures above 80◦C. The measurement of on-state volt-
age as a function of load cycles gives ageing in real time. Similarly, the trend
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of a rise in voltage can be employed as precursor parameter detection and
preventive maintenance. The proposed monitoring technique is suitable for
well-known state of health monitoring in wide applications including off-
shore/onshore wind turbines, automotives, aviations, etc. The precursor pa-
rameters can be used to generate an alarm signal to make smart decisions on
power de-rating/uprating, operation and preventive maintenance, removal
of the faulty part to avoid catastrophic failures, etc.
Knowing the temperature of a chip is a key parameter to optimize electri-
cal, thermal design and reliability studies of power module and converters.
A combination of average chip temperature and its cycle induces thermo-
mechanical stress in power module interconnects, which limits their power
cycling capability. Furthermore, thermal design and power density of con-
verters are designed based on the thermal capability of semiconductor de-
vices. The monitoring of temperature in operation could enable the operation
of the converter within a safe limit. Although various temperature measure-
ment methods are identified, a υce,on - load current measurement method is
proposed. One can use this method in converter without modification of
structure and control. However, several parameters need to be considered
to ensure accuracy in the measurement such as rise in voltage from ageing
in interconnection, contribution in voltage drop from internal resistance, and
discrepancies in power module from production. Hence, a calibration pro-
cess and finding of correction parameters are presented and the method is
also validated using IR thermography in an open module. The investigation
of temperature distribution in an open module in a full scale converter is
presented in detail.
Often, understanding of failure mechanism is difficult, as information is
usually lost in catastrophic events. Hence, online monitoring in converter
operation facilitates investigations of the ageing and assists with indicating
root cause of failures. This could give valuable insight in field applications
to identify the root cause of failures and also to make a smart decision for
preventive maintenance. Wear out tests are performed where four power
modules are subjected to different numbers of cycles at similar loadings. An
online monitoring, offline characterization and repetitive calibration are con-
ducted during the test. On-state voltage and rise in interconnection resistance
are used as ageing parameters. A data evaluation theory is proposed to sep-
arate two different failure mechanisms: bond wire fatigue and solder layer
degradation. The method automatically re-calibrates on each individual de-
vice which is essential removing the effects from a difference in a geometry of
power module. Usually bond wire and solder fatigue are two major known
low thermo-mechanical failures.
In order to validate the online monitoring results as well as map the
degradation distribution, four-point probing and micro-investigations using
micro-sectioning approaches are presented for active thermal cycled mod-
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ules. Typically, interconnection related failures are the most common in ac-
tive thermal cycled devices. The four-point probing indicates the bond wire
interfaces are the weakest points. A clear tendency of wire-lift off related
failure mechanisms are observed. The process is observed as a hybrid of
wire de-lamination and actual fracturing. A severe metallization reconstruc-
tion appears on the diode in comparison with IGBT showing it is thermally
induced. The mean chip temperature in diodes is higher than the IGBTs. Fur-
thermore, reconstruction is significantly increased near the chip center than
the edges. At the later stages of their lifetime the reconstruction changes from
surface effects to creation of cavities, which will affect sheet resistance and
thereby on-state resistance.
8.2 Future Perspectives
Response time of on-state voltage measurement circuits can be improved by
using faster response SiC diodes. The fabrication of two diodes in the same
packaging could enhance thermal coupling between the two. For higher fre-
quency applications, the settling time required by the circuit should be re-
duced. The integration of such measurement circuitry in a gate driver broad-
ens the applications and the capability of existing gate drivers.
The thermal dynamics of chip and packaging can be investigated and
integrated with other parameters such as cooling temperature, gate-emitter
voltage turn on or off characteristics to ensure accuracy in estimating the
junction temperature.
The monitoring technique can be integrated with a field data logger. To-
gether with ageing performance, the chip temperature information would in-
crease the robustness of a system. There are wide area of applications where
the method can be used.
Intelligent new functions like lifetime control and marginal operation cost
calculators could target optimal operation and future real time market re-
sponse [1]. Integration of smart monitoring in other parts of the system such
as blades, tower, gearbox, generator, pitch and yaw drives in wind turbines,
enables production reduction cleverly during high wind periods with low
energy prices. In future, wind power plants based on modern wind turbines
will have high market penetration, where control, communication and mon-
itoring of overall systems play a significant role.
8.2.1 Performance Improvement
Smart control functions can be built using smart monitoring systems in op-
eration. The control functions are applicable to several applications:
• Derating/ uprating control of power converters in real application,
87
References
• Preventive maintenance, generate alarms and warning signals,
• Power limit detection,
• Short term overload control.
8.2.2 Reliability
Such measurement systems can be employed directly in reliability studies as
well as reliability improvement in power converters.
• Field monitoring,
• Prognostic and health monitoring,
• Generate ageing or lifetime models,
• Failure investigation, obtain a root cause of failure,
• Advanced active thermal cycling in advanced power modules including
Wide Band Gap (WBG) devices and their characterizations during the
test period.
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